




# bladerRF - USB 3.0 Software Defined Radio




Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Saturday, March 30, 2013	Sheet 1 of 14

# FPGA CONFIGURATION




## MSEL [3..0]



C4 handbook pg 171:  
 MSEL[3..0] =  
 PS-FAST = "1100" @ 3.3/3.0/2.5V  
 PS-STD = "0000" @ 3.3/3.0/2.5V  
 FPP-FAST = "1110" @ 3.3/3.0/2.5V  
 FPP-FAST = "1111" @ 1.8/1.5 V (default)





**MSEL pins should be connected directly to VCCA or GND.**



Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Saturday, March 30, 2013	Sheet 2 of 14

Avoid VREF pins due to their slow IO times.  
 UDCLK has to be a CTL pin.  
 DATA[0..7] have to be from GPIF[0..15]

# FPGA "LEFT" BANK




Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Saturday, March 30, 2013	Sheet 3 of 14

# FPGA "RIGHT" BANK

Avoid VREF pins due to their slow IO times.

## Expansion Header








LMS SIGNALS GO TO THE "RIGHT" OF THE C4 BANKS 4, 5, 6, 7

Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Saturday, March 30, 2013	Sheet 4 of 14

VCCIO\_L\_C4 defines the "left" banks of the C4  
 VCCIO\_R\_C4 defines the "right" banks of the C4  
 The left side goes to the FX3, and the right side goes to the LMS.

# FPGA POWER

VCCINT @1.2V, MAX 3.1A  
 VCCA2P5 @ 2.5, MAX 0.1A  
 VCCIO @1.8V MAX 0.1A







EP4CE15A115F484


EP4CE15A115F484

Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Thursday, November 08, 2012	Sheet 5 of 14

# FX3 GPIF + BOOT






Add R257 so that SPI-boot works. C4's HIGH-Z state has a weak pull up, so it can be balanced out with a weak pull-down.






Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Friday, March 08, 2013	Sheet 6 of 14

# FX3 DEBUG + CLOCK SEL



## FPGA Version Resistor





Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Thursday, March 07, 2013	Sheet 7 of 14




# USB CONNECTIONS

## USB3.0 MICRO TYPE B




PART\_NUMBER = GSB343133HR  
 Manufacturer = Amphenol  
 USB\_3


## USB Positive Overvoltage Protection Controller



## ESD DEVICE




PART\_NUMBER = SP3010-04UTG  
 Manufacturer = Littelfuse







# FX3 POWER


VDD+AVDD 1.2V@200mA  
U3VDDQ 1.8@60mA




## VDD




## U3RX\_VDDQ




## AVDD



## U3TX\_VDDQ



## CVDDQ



- U3RX\_VDDQ = V1P2
- U3TX\_VDDQ = V1P2
- AVDD = V1P2
- CVDDQ = V1P8
- VDD = V1P2
- VIO1 = V1P8
- VIO2 = V1P8
- VIO3 = V1P8
- VIO4 = V1P8
- VIO5 = V1P8

Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Sunday, March 03, 2013	Sheet 9 of 14


Analog 1.8V  
Analog 40mA

Digital 1.8V  
Digital 45.51mA

# LMS DIGITAL

PLLCLK is Vref'd by PVDDSPI33

Digital 1.8V  
Total 22mA



PVDDVGG must be 3.3V



PVDDSPI33 is a Vref for the SPI + PLLCLK. Pin 71,74 need split plane

22mA

Pin 34 is further away from the other pins so parts are replicated

Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date: Tuesday, March 19, 2013	Sheet 10	of 14

# LMS ANALOG + RF




Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Tuesday, March 19, 2013	Sheet 11 of 14




# POWER DISTRIBUTION

The idea is to drop to 1.2V and 3.58V with SMPS.  
Then drop to 3.3, 2.5, 1.8 from the 3.58V SMPS.


**1.2V (min:200mA, typ:800mA) / 3100mA / 90% eff**




**3.58V ~800mA / 1300mA / 95% eff**




**Analog 2.5V 30mA / 100mA**




**Analog 3.3V 280mA / 500mA**  
VDO @ 500mA 100mV




**Analog 3.3V 220mA / 500mA**  
VDO @ 500mA 100mV




**Digital 3.3V 106mA / 200mA**  
VDO @ 200mA typ:90mV max:160mV



**Analog 1.8V ~100mA / 200mA**  
Ceramic caps will suffice



**Digital 1.8V 190mA / 400mA**  
Ceramic caps will suffice




LMS - 67.1mA  
FPGA - 25mA  
FX3 - 25 mA  
Clocks - XOs - 20mA  
SPI flash - 20mA max (verify this)

Title		
Nuand		
Size B	Document Number Power	Rev A
Date:	Saturday, March 30, 2013	Sheet 13 of 14

# POWER SELECTION + DEBUG

## Jumpered power selection DC barrel vs USB3 bus



Scatter these testpoints throughout the design.  
Testpoints will be PTH



Title		
Nuand		
Size B	Document Number <Doc>	Rev A
Date:	Saturday, March 30, 2013	Sheet 14 of 14