786 lines
139 KiB
HTML
786 lines
139 KiB
HTML
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
|
|
<html xmlns="http://www.w3.org/1999/xhtml">
|
|
<head>
|
|
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
|
|
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
|
|
<meta name="generator" content="Doxygen 1.8.17"/>
|
|
<meta name="viewport" content="width=device-width, initial-scale=1"/>
|
|
<title>RadioLib: src/modules/Si443x/Si443x.h Source File</title>
|
|
<link href="tabs.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="jquery.js"></script>
|
|
<script type="text/javascript" src="dynsections.js"></script>
|
|
<link href="navtree.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="resize.js"></script>
|
|
<script type="text/javascript" src="navtreedata.js"></script>
|
|
<script type="text/javascript" src="navtree.js"></script>
|
|
<link href="search/search.css" rel="stylesheet" type="text/css"/>
|
|
<script type="text/javascript" src="search/searchdata.js"></script>
|
|
<script type="text/javascript" src="search/search.js"></script>
|
|
<link href="doxygen.css" rel="stylesheet" type="text/css" />
|
|
</head>
|
|
<body>
|
|
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
|
|
<div id="titlearea">
|
|
<table cellspacing="0" cellpadding="0">
|
|
<tbody>
|
|
<tr style="height: 56px;">
|
|
<td id="projectalign" style="padding-left: 0.5em;">
|
|
<div id="projectname">RadioLib
|
|
</div>
|
|
<div id="projectbrief">Universal wireless communication library for Arduino</div>
|
|
</td>
|
|
</tr>
|
|
</tbody>
|
|
</table>
|
|
</div>
|
|
<!-- end header part -->
|
|
<!-- Generated by Doxygen 1.8.17 -->
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
var searchBox = new SearchBox("searchBox", "search",false,'Search');
|
|
/* @license-end */
|
|
</script>
|
|
<script type="text/javascript" src="menudata.js"></script>
|
|
<script type="text/javascript" src="menu.js"></script>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(function() {
|
|
initMenu('',true,false,'search.php','Search');
|
|
$(document).ready(function() { init_search(); });
|
|
});
|
|
/* @license-end */</script>
|
|
<div id="main-nav"></div>
|
|
</div><!-- top -->
|
|
<div id="side-nav" class="ui-resizable side-nav-resizable">
|
|
<div id="nav-tree">
|
|
<div id="nav-tree-contents">
|
|
<div id="nav-sync" class="sync"></div>
|
|
</div>
|
|
</div>
|
|
<div id="splitbar" style="-moz-user-select:none;"
|
|
class="ui-resizable-handle">
|
|
</div>
|
|
</div>
|
|
<script type="text/javascript">
|
|
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&dn=gpl-2.0.txt GPL-v2 */
|
|
$(document).ready(function(){initNavTree('_si443x_8h_source.html',''); initResizable(); });
|
|
/* @license-end */
|
|
</script>
|
|
<div id="doc-content">
|
|
<!-- window showing the filter options -->
|
|
<div id="MSearchSelectWindow"
|
|
onmouseover="return searchBox.OnSearchSelectShow()"
|
|
onmouseout="return searchBox.OnSearchSelectHide()"
|
|
onkeydown="return searchBox.OnSearchSelectKey(event)">
|
|
</div>
|
|
|
|
<!-- iframe showing the search results (closed by default) -->
|
|
<div id="MSearchResultsWindow">
|
|
<iframe src="javascript:void(0)" frameborder="0"
|
|
name="MSearchResults" id="MSearchResults">
|
|
</iframe>
|
|
</div>
|
|
|
|
<div class="header">
|
|
<div class="headertitle">
|
|
<div class="title">Si443x.h</div> </div>
|
|
</div><!--header-->
|
|
<div class="contents">
|
|
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno"> 1</span> <span class="preprocessor">#if !defined(_RADIOLIB_SI443X_H)</span></div>
|
|
<div class="line"><a name="l00002"></a><span class="lineno"> 2</span> <span class="preprocessor">#define _RADIOLIB_SI443X_H</span></div>
|
|
<div class="line"><a name="l00003"></a><span class="lineno"> 3</span>  </div>
|
|
<div class="line"><a name="l00004"></a><span class="lineno"> 4</span> <span class="preprocessor">#include "../../TypeDef.h"</span></div>
|
|
<div class="line"><a name="l00005"></a><span class="lineno"> 5</span>  </div>
|
|
<div class="line"><a name="l00006"></a><span class="lineno"> 6</span> <span class="preprocessor">#if !defined(RADIOLIB_EXCLUDE_SI443X)</span></div>
|
|
<div class="line"><a name="l00007"></a><span class="lineno"> 7</span>  </div>
|
|
<div class="line"><a name="l00008"></a><span class="lineno"> 8</span> <span class="preprocessor">#include "../../Module.h"</span></div>
|
|
<div class="line"><a name="l00009"></a><span class="lineno"> 9</span>  </div>
|
|
<div class="line"><a name="l00010"></a><span class="lineno"> 10</span> <span class="preprocessor">#include "../../protocols/PhysicalLayer/PhysicalLayer.h"</span></div>
|
|
<div class="line"><a name="l00011"></a><span class="lineno"> 11</span>  </div>
|
|
<div class="line"><a name="l00012"></a><span class="lineno"> 12</span> <span class="comment">// Si443x physical layer properties</span></div>
|
|
<div class="line"><a name="l00013"></a><span class="lineno"> 13</span> <span class="preprocessor">#define SI443X_FREQUENCY_STEP_SIZE 156.25</span></div>
|
|
<div class="line"><a name="l00014"></a><span class="lineno"> 14</span> <span class="preprocessor">#define SI443X_MAX_PACKET_LENGTH 64</span></div>
|
|
<div class="line"><a name="l00015"></a><span class="lineno"> 15</span>  </div>
|
|
<div class="line"><a name="l00016"></a><span class="lineno"> 16</span> <span class="comment">// Si443x series common registers</span></div>
|
|
<div class="line"><a name="l00017"></a><span class="lineno"> 17</span> <span class="preprocessor">#define SI443X_REG_DEVICE_TYPE 0x00</span></div>
|
|
<div class="line"><a name="l00018"></a><span class="lineno"> 18</span> <span class="preprocessor">#define SI443X_REG_DEVICE_VERSION 0x01</span></div>
|
|
<div class="line"><a name="l00019"></a><span class="lineno"> 19</span> <span class="preprocessor">#define SI443X_REG_DEVICE_STATUS 0x02</span></div>
|
|
<div class="line"><a name="l00020"></a><span class="lineno"> 20</span> <span class="preprocessor">#define SI443X_REG_INTERRUPT_STATUS_1 0x03</span></div>
|
|
<div class="line"><a name="l00021"></a><span class="lineno"> 21</span> <span class="preprocessor">#define SI443X_REG_INTERRUPT_STATUS_2 0x04</span></div>
|
|
<div class="line"><a name="l00022"></a><span class="lineno"> 22</span> <span class="preprocessor">#define SI443X_REG_INTERRUPT_ENABLE_1 0x05</span></div>
|
|
<div class="line"><a name="l00023"></a><span class="lineno"> 23</span> <span class="preprocessor">#define SI443X_REG_INTERRUPT_ENABLE_2 0x06</span></div>
|
|
<div class="line"><a name="l00024"></a><span class="lineno"> 24</span> <span class="preprocessor">#define SI443X_REG_OP_FUNC_CONTROL_1 0x07</span></div>
|
|
<div class="line"><a name="l00025"></a><span class="lineno"> 25</span> <span class="preprocessor">#define SI443X_REG_OP_FUNC_CONTROL_2 0x08</span></div>
|
|
<div class="line"><a name="l00026"></a><span class="lineno"> 26</span> <span class="preprocessor">#define SI443X_REG_XOSC_LOAD_CAPACITANCE 0x09</span></div>
|
|
<div class="line"><a name="l00027"></a><span class="lineno"> 27</span> <span class="preprocessor">#define SI443X_REG_MCU_OUTPUT_CLOCK 0x0A</span></div>
|
|
<div class="line"><a name="l00028"></a><span class="lineno"> 28</span> <span class="preprocessor">#define SI443X_REG_GPIO0_CONFIG 0x0B</span></div>
|
|
<div class="line"><a name="l00029"></a><span class="lineno"> 29</span> <span class="preprocessor">#define SI443X_REG_GPIO1_CONFIG 0x0C</span></div>
|
|
<div class="line"><a name="l00030"></a><span class="lineno"> 30</span> <span class="preprocessor">#define SI443X_REG_GPIO2_CONFIG 0x0D</span></div>
|
|
<div class="line"><a name="l00031"></a><span class="lineno"> 31</span> <span class="preprocessor">#define SI443X_REG_IO_PORT_CONFIG 0x0E</span></div>
|
|
<div class="line"><a name="l00032"></a><span class="lineno"> 32</span> <span class="preprocessor">#define SI443X_REG_ADC_CONFIG 0x0F</span></div>
|
|
<div class="line"><a name="l00033"></a><span class="lineno"> 33</span> <span class="preprocessor">#define SI443X_REG_ADC_SENSOR_AMP_OFFSET 0x10</span></div>
|
|
<div class="line"><a name="l00034"></a><span class="lineno"> 34</span> <span class="preprocessor">#define SI443X_REG_ADC_VALUE 0x11</span></div>
|
|
<div class="line"><a name="l00035"></a><span class="lineno"> 35</span> <span class="preprocessor">#define SI443X_REG_TEMP_SENSOR_CONTROL 0x12</span></div>
|
|
<div class="line"><a name="l00036"></a><span class="lineno"> 36</span> <span class="preprocessor">#define SI443X_REG_TEMP_VALUE_OFFSET 0x13</span></div>
|
|
<div class="line"><a name="l00037"></a><span class="lineno"> 37</span> <span class="preprocessor">#define SI443X_REG_WAKEUP_TIMER_PERIOD_1 0x14</span></div>
|
|
<div class="line"><a name="l00038"></a><span class="lineno"> 38</span> <span class="preprocessor">#define SI443X_REG_WAKEUP_TIMER_PERIOD_2 0x15</span></div>
|
|
<div class="line"><a name="l00039"></a><span class="lineno"> 39</span> <span class="preprocessor">#define SI443X_REG_WAKEUP_TIMER_PERIOD_3 0x16</span></div>
|
|
<div class="line"><a name="l00040"></a><span class="lineno"> 40</span> <span class="preprocessor">#define SI443X_REG_WAKEUP_TIMER_VALUE_1 0x17</span></div>
|
|
<div class="line"><a name="l00041"></a><span class="lineno"> 41</span> <span class="preprocessor">#define SI443X_REG_WAKEUP_TIMER_VALUE_2 0x18</span></div>
|
|
<div class="line"><a name="l00042"></a><span class="lineno"> 42</span> <span class="preprocessor">#define SI443X_REG_LOW_DC_MODE_DURATION 0x19</span></div>
|
|
<div class="line"><a name="l00043"></a><span class="lineno"> 43</span> <span class="preprocessor">#define SI443X_REG_LOW_BATT_DET_THRESHOLD 0x1A</span></div>
|
|
<div class="line"><a name="l00044"></a><span class="lineno"> 44</span> <span class="preprocessor">#define SI443X_REG_BATT_VOLTAGE_LEVEL 0x1B</span></div>
|
|
<div class="line"><a name="l00045"></a><span class="lineno"> 45</span> <span class="preprocessor">#define SI443X_REG_IF_FILTER_BANDWIDTH 0x1C</span></div>
|
|
<div class="line"><a name="l00046"></a><span class="lineno"> 46</span> <span class="preprocessor">#define SI443X_REG_AFC_LOOP_GEARSHIFT_OVERRIDE 0x1D</span></div>
|
|
<div class="line"><a name="l00047"></a><span class="lineno"> 47</span> <span class="preprocessor">#define SI443X_REG_AFC_TIMING_CONTROL 0x1E</span></div>
|
|
<div class="line"><a name="l00048"></a><span class="lineno"> 48</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_GEARSHIFT_OVERRIDE 0x1F</span></div>
|
|
<div class="line"><a name="l00049"></a><span class="lineno"> 49</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_OVERSAMP_RATIO 0x20</span></div>
|
|
<div class="line"><a name="l00050"></a><span class="lineno"> 50</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_OFFSET_2 0x21</span></div>
|
|
<div class="line"><a name="l00051"></a><span class="lineno"> 51</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_OFFSET_1 0x22</span></div>
|
|
<div class="line"><a name="l00052"></a><span class="lineno"> 52</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_OFFSET_0 0x23</span></div>
|
|
<div class="line"><a name="l00053"></a><span class="lineno"> 53</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_TIMING_LOOP_GAIN_1 0x24</span></div>
|
|
<div class="line"><a name="l00054"></a><span class="lineno"> 54</span> <span class="preprocessor">#define SI443X_REG_CLOCK_REC_TIMING_LOOP_GAIN_0 0x25</span></div>
|
|
<div class="line"><a name="l00055"></a><span class="lineno"> 55</span> <span class="preprocessor">#define SI443X_REG_RSSI 0x26</span></div>
|
|
<div class="line"><a name="l00056"></a><span class="lineno"> 56</span> <span class="preprocessor">#define SI443X_REG_RSSI_CLEAR_CHANNEL_THRESHOLD 0x27</span></div>
|
|
<div class="line"><a name="l00057"></a><span class="lineno"> 57</span> <span class="preprocessor">#define SI443X_REG_ANTENNA_DIVERSITY_1 0x28</span></div>
|
|
<div class="line"><a name="l00058"></a><span class="lineno"> 58</span> <span class="preprocessor">#define SI443X_REG_ANTENNA_DIVERSITY_2 0x29</span></div>
|
|
<div class="line"><a name="l00059"></a><span class="lineno"> 59</span> <span class="preprocessor">#define SI443X_REG_AFC_LIMITER 0x2A</span></div>
|
|
<div class="line"><a name="l00060"></a><span class="lineno"> 60</span> <span class="preprocessor">#define SI443X_REG_AFC_CORRECTION 0x2B</span></div>
|
|
<div class="line"><a name="l00061"></a><span class="lineno"> 61</span> <span class="preprocessor">#define SI443X_REG_OOK_COUNTER_1 0x2C</span></div>
|
|
<div class="line"><a name="l00062"></a><span class="lineno"> 62</span> <span class="preprocessor">#define SI443X_REG_OOK_COUNTER_2 0x2D</span></div>
|
|
<div class="line"><a name="l00063"></a><span class="lineno"> 63</span> <span class="preprocessor">#define SI443X_REG_SLICER_PEAK_HOLD 0x2E</span></div>
|
|
<div class="line"><a name="l00064"></a><span class="lineno"> 64</span> <span class="preprocessor">#define SI443X_REG_DATA_ACCESS_CONTROL 0x30</span></div>
|
|
<div class="line"><a name="l00065"></a><span class="lineno"> 65</span> <span class="preprocessor">#define SI443X_REG_EZMAC_STATUS 0x31</span></div>
|
|
<div class="line"><a name="l00066"></a><span class="lineno"> 66</span> <span class="preprocessor">#define SI443X_REG_HEADER_CONTROL_1 0x32</span></div>
|
|
<div class="line"><a name="l00067"></a><span class="lineno"> 67</span> <span class="preprocessor">#define SI443X_REG_HEADER_CONTROL_2 0x33</span></div>
|
|
<div class="line"><a name="l00068"></a><span class="lineno"> 68</span> <span class="preprocessor">#define SI443X_REG_PREAMBLE_LENGTH 0x34</span></div>
|
|
<div class="line"><a name="l00069"></a><span class="lineno"> 69</span> <span class="preprocessor">#define SI443X_REG_PREAMBLE_DET_CONTROL 0x35</span></div>
|
|
<div class="line"><a name="l00070"></a><span class="lineno"> 70</span> <span class="preprocessor">#define SI443X_REG_SYNC_WORD_3 0x36</span></div>
|
|
<div class="line"><a name="l00071"></a><span class="lineno"> 71</span> <span class="preprocessor">#define SI443X_REG_SYNC_WORD_2 0x37</span></div>
|
|
<div class="line"><a name="l00072"></a><span class="lineno"> 72</span> <span class="preprocessor">#define SI443X_REG_SYNC_WORD_1 0x38</span></div>
|
|
<div class="line"><a name="l00073"></a><span class="lineno"> 73</span> <span class="preprocessor">#define SI443X_REG_SYNC_WORD_0 0x39</span></div>
|
|
<div class="line"><a name="l00074"></a><span class="lineno"> 74</span> <span class="preprocessor">#define SI443X_REG_TRANSMIT_HEADER_3 0x3A</span></div>
|
|
<div class="line"><a name="l00075"></a><span class="lineno"> 75</span> <span class="preprocessor">#define SI443X_REG_TRANSMIT_HEADER_2 0x3B</span></div>
|
|
<div class="line"><a name="l00076"></a><span class="lineno"> 76</span> <span class="preprocessor">#define SI443X_REG_TRANSMIT_HEADER_1 0x3C</span></div>
|
|
<div class="line"><a name="l00077"></a><span class="lineno"> 77</span> <span class="preprocessor">#define SI443X_REG_TRANSMIT_HEADER_0 0x3D</span></div>
|
|
<div class="line"><a name="l00078"></a><span class="lineno"> 78</span> <span class="preprocessor">#define SI443X_REG_TRANSMIT_PACKET_LENGTH 0x3E</span></div>
|
|
<div class="line"><a name="l00079"></a><span class="lineno"> 79</span> <span class="preprocessor">#define SI443X_REG_CHECK_HEADER_3 0x3F</span></div>
|
|
<div class="line"><a name="l00080"></a><span class="lineno"> 80</span> <span class="preprocessor">#define SI443X_REG_CHECK_HEADER_2 0x40</span></div>
|
|
<div class="line"><a name="l00081"></a><span class="lineno"> 81</span> <span class="preprocessor">#define SI443X_REG_CHECK_HEADER_1 0x41</span></div>
|
|
<div class="line"><a name="l00082"></a><span class="lineno"> 82</span> <span class="preprocessor">#define SI443X_REG_CHECK_HEADER_0 0x42</span></div>
|
|
<div class="line"><a name="l00083"></a><span class="lineno"> 83</span> <span class="preprocessor">#define SI443X_REG_HEADER_ENABLE_3 0x43</span></div>
|
|
<div class="line"><a name="l00084"></a><span class="lineno"> 84</span> <span class="preprocessor">#define SI443X_REG_HEADER_ENABLE_2 0x44</span></div>
|
|
<div class="line"><a name="l00085"></a><span class="lineno"> 85</span> <span class="preprocessor">#define SI443X_REG_HEADER_ENABLE_1 0x45</span></div>
|
|
<div class="line"><a name="l00086"></a><span class="lineno"> 86</span> <span class="preprocessor">#define SI443X_REG_HEADER_ENABLE_0 0x46</span></div>
|
|
<div class="line"><a name="l00087"></a><span class="lineno"> 87</span> <span class="preprocessor">#define SI443X_REG_RECEIVED_HEADER_3 0x47</span></div>
|
|
<div class="line"><a name="l00088"></a><span class="lineno"> 88</span> <span class="preprocessor">#define SI443X_REG_RECEIVED_HEADER_2 0x48</span></div>
|
|
<div class="line"><a name="l00089"></a><span class="lineno"> 89</span> <span class="preprocessor">#define SI443X_REG_RECEIVED_HEADER_1 0x49</span></div>
|
|
<div class="line"><a name="l00090"></a><span class="lineno"> 90</span> <span class="preprocessor">#define SI443X_REG_RECEIVED_HEADER_0 0x4A</span></div>
|
|
<div class="line"><a name="l00091"></a><span class="lineno"> 91</span> <span class="preprocessor">#define SI443X_REG_RECEIVED_PACKET_LENGTH 0x4B</span></div>
|
|
<div class="line"><a name="l00092"></a><span class="lineno"> 92</span> <span class="preprocessor">#define SI443X_REG_ADC8_CONTROL 0x4F</span></div>
|
|
<div class="line"><a name="l00093"></a><span class="lineno"> 93</span> <span class="preprocessor">#define SI443X_REG_CHANNEL_FILTER_COEFF 0x60</span></div>
|
|
<div class="line"><a name="l00094"></a><span class="lineno"> 94</span> <span class="preprocessor">#define SI443X_REG_XOSC_CONTROL_TEST 0x62</span></div>
|
|
<div class="line"><a name="l00095"></a><span class="lineno"> 95</span> <span class="preprocessor">#define SI443X_REG_AGC_OVERRIDE_1 0x69</span></div>
|
|
<div class="line"><a name="l00096"></a><span class="lineno"> 96</span> <span class="preprocessor">#define SI443X_REG_TX_POWER 0x6D</span></div>
|
|
<div class="line"><a name="l00097"></a><span class="lineno"> 97</span> <span class="preprocessor">#define SI443X_REG_TX_DATA_RATE_1 0x6E</span></div>
|
|
<div class="line"><a name="l00098"></a><span class="lineno"> 98</span> <span class="preprocessor">#define SI443X_REG_TX_DATA_RATE_0 0x6F</span></div>
|
|
<div class="line"><a name="l00099"></a><span class="lineno"> 99</span> <span class="preprocessor">#define SI443X_REG_MODULATION_MODE_CONTROL_1 0x70</span></div>
|
|
<div class="line"><a name="l00100"></a><span class="lineno"> 100</span> <span class="preprocessor">#define SI443X_REG_MODULATION_MODE_CONTROL_2 0x71</span></div>
|
|
<div class="line"><a name="l00101"></a><span class="lineno"> 101</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_DEVIATION 0x72</span></div>
|
|
<div class="line"><a name="l00102"></a><span class="lineno"> 102</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_OFFSET_1 0x73</span></div>
|
|
<div class="line"><a name="l00103"></a><span class="lineno"> 103</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_OFFSET_2 0x74</span></div>
|
|
<div class="line"><a name="l00104"></a><span class="lineno"> 104</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_BAND_SELECT 0x75</span></div>
|
|
<div class="line"><a name="l00105"></a><span class="lineno"> 105</span> <span class="preprocessor">#define SI443X_REG_NOM_CARRIER_FREQUENCY_1 0x76</span></div>
|
|
<div class="line"><a name="l00106"></a><span class="lineno"> 106</span> <span class="preprocessor">#define SI443X_REG_NOM_CARRIER_FREQUENCY_0 0x77</span></div>
|
|
<div class="line"><a name="l00107"></a><span class="lineno"> 107</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_HOPPING_CHANNEL_SEL 0x79</span></div>
|
|
<div class="line"><a name="l00108"></a><span class="lineno"> 108</span> <span class="preprocessor">#define SI443X_REG_FREQUENCY_HOPPING_STEP_SIZE 0x7A</span></div>
|
|
<div class="line"><a name="l00109"></a><span class="lineno"> 109</span> <span class="preprocessor">#define SI443X_REG_TX_FIFO_CONTROL_1 0x7C</span></div>
|
|
<div class="line"><a name="l00110"></a><span class="lineno"> 110</span> <span class="preprocessor">#define SI443X_REG_TX_FIFO_CONTROL_2 0x7D</span></div>
|
|
<div class="line"><a name="l00111"></a><span class="lineno"> 111</span> <span class="preprocessor">#define SI443X_REG_RX_FIFO_CONTROL 0x7E</span></div>
|
|
<div class="line"><a name="l00112"></a><span class="lineno"> 112</span> <span class="preprocessor">#define SI443X_REG_FIFO_ACCESS 0x7F</span></div>
|
|
<div class="line"><a name="l00113"></a><span class="lineno"> 113</span>  </div>
|
|
<div class="line"><a name="l00114"></a><span class="lineno"> 114</span> <span class="comment">// SI443X_REG_DEVICE_TYPE MSB LSB DESCRIPTION</span></div>
|
|
<div class="line"><a name="l00115"></a><span class="lineno"> 115</span> <span class="preprocessor">#define SI443X_DEVICE_TYPE 0x08 // 4 0 device identification register</span></div>
|
|
<div class="line"><a name="l00116"></a><span class="lineno"> 116</span>  </div>
|
|
<div class="line"><a name="l00117"></a><span class="lineno"> 117</span> <span class="comment">// SI443X_REG_DEVICE_VERSION</span></div>
|
|
<div class="line"><a name="l00118"></a><span class="lineno"> 118</span> <span class="preprocessor">#define SI443X_DEVICE_VERSION 0x06 // 4 0 chip version register</span></div>
|
|
<div class="line"><a name="l00119"></a><span class="lineno"> 119</span>  </div>
|
|
<div class="line"><a name="l00120"></a><span class="lineno"> 120</span> <span class="comment">// SI443X_REG_DEVICE_STATUS</span></div>
|
|
<div class="line"><a name="l00121"></a><span class="lineno"> 121</span> <span class="preprocessor">#define SI443X_RX_TX_FIFO_OVERFLOW 0b10000000 // 7 7 Rx/Tx FIFO overflow flag</span></div>
|
|
<div class="line"><a name="l00122"></a><span class="lineno"> 122</span> <span class="preprocessor">#define SI443X_RX_TX_FIFO_UNDERFLOW 0b01000000 // 6 6 Rx/Tx FIFO underflow flag</span></div>
|
|
<div class="line"><a name="l00123"></a><span class="lineno"> 123</span> <span class="preprocessor">#define SI443X_RX_FIFO_EMPTY 0b00100000 // 5 5 Rx FIFO empty flag</span></div>
|
|
<div class="line"><a name="l00124"></a><span class="lineno"> 124</span> <span class="preprocessor">#define SI443X_HEADER_ERROR 0b00010000 // 4 4 header error flag</span></div>
|
|
<div class="line"><a name="l00125"></a><span class="lineno"> 125</span> <span class="preprocessor">#define SI443X_FREQUENCY_ERROR 0b00001000 // 3 3 frequency error flag (frequency outside allowed range)</span></div>
|
|
<div class="line"><a name="l00126"></a><span class="lineno"> 126</span> <span class="preprocessor">#define SI443X_TX 0b00000010 // 1 0 power state: Tx</span></div>
|
|
<div class="line"><a name="l00127"></a><span class="lineno"> 127</span> <span class="preprocessor">#define SI443X_RX 0b00000001 // 1 0 Rx</span></div>
|
|
<div class="line"><a name="l00128"></a><span class="lineno"> 128</span> <span class="preprocessor">#define SI443X_IDLE 0b00000000 // 1 0 idle</span></div>
|
|
<div class="line"><a name="l00129"></a><span class="lineno"> 129</span>  </div>
|
|
<div class="line"><a name="l00130"></a><span class="lineno"> 130</span> <span class="comment">// SI443X_REG_INTERRUPT_STATUS_1</span></div>
|
|
<div class="line"><a name="l00131"></a><span class="lineno"> 131</span> <span class="preprocessor">#define SI443X_FIFO_LEVEL_ERROR_INTERRUPT 0b10000000 // 7 7 Tx/Rx FIFO overflow or underflow</span></div>
|
|
<div class="line"><a name="l00132"></a><span class="lineno"> 132</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_FULL_INTERRUPT 0b01000000 // 6 6 Tx FIFO almost full</span></div>
|
|
<div class="line"><a name="l00133"></a><span class="lineno"> 133</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_EMPTY_INTERRUPT 0b00100000 // 5 5 Tx FIFO almost empty</span></div>
|
|
<div class="line"><a name="l00134"></a><span class="lineno"> 134</span> <span class="preprocessor">#define SI443X_RX_FIFO_ALMOST_FULL_INTERRUPT 0b00010000 // 4 4 Rx FIFO almost full</span></div>
|
|
<div class="line"><a name="l00135"></a><span class="lineno"> 135</span> <span class="preprocessor">#define SI443X_EXTERNAL_INTERRUPT 0b00001000 // 3 3 external interrupt occurred on GPIOx</span></div>
|
|
<div class="line"><a name="l00136"></a><span class="lineno"> 136</span> <span class="preprocessor">#define SI443X_PACKET_SENT_INTERRUPT 0b00000100 // 2 2 packet transmission done</span></div>
|
|
<div class="line"><a name="l00137"></a><span class="lineno"> 137</span> <span class="preprocessor">#define SI443X_VALID_PACKET_RECEIVED_INTERRUPT 0b00000010 // 1 1 valid packet has been received</span></div>
|
|
<div class="line"><a name="l00138"></a><span class="lineno"> 138</span> <span class="preprocessor">#define SI443X_CRC_ERROR_INTERRUPT 0b00000001 // 0 0 CRC failed</span></div>
|
|
<div class="line"><a name="l00139"></a><span class="lineno"> 139</span>  </div>
|
|
<div class="line"><a name="l00140"></a><span class="lineno"> 140</span> <span class="comment">// SI443X_REG_INTERRUPT_STATUS_2</span></div>
|
|
<div class="line"><a name="l00141"></a><span class="lineno"> 141</span> <span class="preprocessor">#define SI443X_SYNC_WORD_DETECTED_INTERRUPT 0b10000000 // 7 7 sync word has been detected</span></div>
|
|
<div class="line"><a name="l00142"></a><span class="lineno"> 142</span> <span class="preprocessor">#define SI443X_VALID_PREAMBLE_DETECTED_INTERRUPT 0b01000000 // 6 6 valid preamble has been detected</span></div>
|
|
<div class="line"><a name="l00143"></a><span class="lineno"> 143</span> <span class="preprocessor">#define SI443X_INVALID_PREAMBLE_DETECTED_INTERRUPT 0b00100000 // 5 5 invalid preamble has been detected</span></div>
|
|
<div class="line"><a name="l00144"></a><span class="lineno"> 144</span> <span class="preprocessor">#define SI443X_RSSI_INTERRUPT 0b00010000 // 4 4 RSSI exceeded programmed threshold</span></div>
|
|
<div class="line"><a name="l00145"></a><span class="lineno"> 145</span> <span class="preprocessor">#define SI443X_WAKEUP_TIMER_INTERRUPT 0b00001000 // 3 3 wake-up timer expired</span></div>
|
|
<div class="line"><a name="l00146"></a><span class="lineno"> 146</span> <span class="preprocessor">#define SI443X_LOW_BATTERY_INTERRUPT 0b00000100 // 2 2 low battery detected</span></div>
|
|
<div class="line"><a name="l00147"></a><span class="lineno"> 147</span> <span class="preprocessor">#define SI443X_CHIP_READY_INTERRUPT 0b00000010 // 1 1 chip ready event detected</span></div>
|
|
<div class="line"><a name="l00148"></a><span class="lineno"> 148</span> <span class="preprocessor">#define SI443X_POWER_ON_RESET_INTERRUPT 0b00000001 // 0 0 power-on-reset detected</span></div>
|
|
<div class="line"><a name="l00149"></a><span class="lineno"> 149</span>  </div>
|
|
<div class="line"><a name="l00150"></a><span class="lineno"> 150</span> <span class="comment">// SI443X_REG_INTERRUPT_ENABLE_1</span></div>
|
|
<div class="line"><a name="l00151"></a><span class="lineno"> 151</span> <span class="preprocessor">#define SI443X_FIFO_LEVEL_ERROR_ENABLED 0b10000000 // 7 7 Tx/Rx FIFO overflow or underflow interrupt enabled</span></div>
|
|
<div class="line"><a name="l00152"></a><span class="lineno"> 152</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_FULL_ENABLED 0b01000000 // 6 6 Tx FIFO almost full interrupt enabled</span></div>
|
|
<div class="line"><a name="l00153"></a><span class="lineno"> 153</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_EMPTY_ENABLED 0b00100000 // 5 5 Tx FIFO almost empty interrupt enabled</span></div>
|
|
<div class="line"><a name="l00154"></a><span class="lineno"> 154</span> <span class="preprocessor">#define SI443X_RX_FIFO_ALMOST_FULL_ENABLED 0b00010000 // 4 4 Rx FIFO almost full interrupt enabled</span></div>
|
|
<div class="line"><a name="l00155"></a><span class="lineno"> 155</span> <span class="preprocessor">#define SI443X_EXTERNAL_ENABLED 0b00001000 // 3 3 external interrupt interrupt enabled</span></div>
|
|
<div class="line"><a name="l00156"></a><span class="lineno"> 156</span> <span class="preprocessor">#define SI443X_PACKET_SENT_ENABLED 0b00000100 // 2 2 packet transmission done interrupt enabled</span></div>
|
|
<div class="line"><a name="l00157"></a><span class="lineno"> 157</span> <span class="preprocessor">#define SI443X_VALID_PACKET_RECEIVED_ENABLED 0b00000010 // 1 1 valid packet received interrupt enabled</span></div>
|
|
<div class="line"><a name="l00158"></a><span class="lineno"> 158</span> <span class="preprocessor">#define SI443X_CRC_ERROR_ENABLED 0b00000001 // 0 0 CRC failed interrupt enabled</span></div>
|
|
<div class="line"><a name="l00159"></a><span class="lineno"> 159</span>  </div>
|
|
<div class="line"><a name="l00160"></a><span class="lineno"> 160</span> <span class="comment">// SI443X_REG_INTERRUPT_ENABLE_2</span></div>
|
|
<div class="line"><a name="l00161"></a><span class="lineno"> 161</span> <span class="preprocessor">#define SI443X_SYNC_WORD_DETECTED_ENABLED 0b10000000 // 7 7 sync word interrupt enabled</span></div>
|
|
<div class="line"><a name="l00162"></a><span class="lineno"> 162</span> <span class="preprocessor">#define SI443X_VALID_PREAMBLE_DETECTED_ENABLED 0b01000000 // 6 6 valid preamble interrupt enabled</span></div>
|
|
<div class="line"><a name="l00163"></a><span class="lineno"> 163</span> <span class="preprocessor">#define SI443X_INVALID_PREAMBLE_DETECTED_ENABLED 0b00100000 // 5 5 invalid preamble interrupt enabled</span></div>
|
|
<div class="line"><a name="l00164"></a><span class="lineno"> 164</span> <span class="preprocessor">#define SI443X_RSSI_ENABLED 0b00010000 // 4 4 RSSI exceeded programmed threshold interrupt enabled</span></div>
|
|
<div class="line"><a name="l00165"></a><span class="lineno"> 165</span> <span class="preprocessor">#define SI443X_WAKEUP_TIMER_ENABLED 0b00001000 // 3 3 wake-up timer interrupt enabled</span></div>
|
|
<div class="line"><a name="l00166"></a><span class="lineno"> 166</span> <span class="preprocessor">#define SI443X_LOW_BATTERY_ENABLED 0b00000100 // 2 2 low battery interrupt enabled</span></div>
|
|
<div class="line"><a name="l00167"></a><span class="lineno"> 167</span> <span class="preprocessor">#define SI443X_CHIP_READY_ENABLED 0b00000010 // 1 1 chip ready event interrupt enabled</span></div>
|
|
<div class="line"><a name="l00168"></a><span class="lineno"> 168</span> <span class="preprocessor">#define SI443X_POWER_ON_RESET_ENABLED 0b00000001 // 0 0 power-on-reset interrupt enabled</span></div>
|
|
<div class="line"><a name="l00169"></a><span class="lineno"> 169</span>  </div>
|
|
<div class="line"><a name="l00170"></a><span class="lineno"> 170</span> <span class="comment">// SI443X_REG_OP_FUNC_CONTROL_1</span></div>
|
|
<div class="line"><a name="l00171"></a><span class="lineno"> 171</span> <span class="preprocessor">#define SI443X_SOFTWARE_RESET 0b10000000 // 7 7 reset all registers to default values</span></div>
|
|
<div class="line"><a name="l00172"></a><span class="lineno"> 172</span> <span class="preprocessor">#define SI443X_ENABLE_LOW_BATTERY_DETECT 0b01000000 // 6 6 enable low battery detection</span></div>
|
|
<div class="line"><a name="l00173"></a><span class="lineno"> 173</span> <span class="preprocessor">#define SI443X_ENABLE_WAKEUP_TIMER 0b00100000 // 5 5 enable wakeup timer</span></div>
|
|
<div class="line"><a name="l00174"></a><span class="lineno"> 174</span> <span class="preprocessor">#define SI443X_32_KHZ_RC 0b00000000 // 4 4 32.768 kHz source: RC oscillator (default)</span></div>
|
|
<div class="line"><a name="l00175"></a><span class="lineno"> 175</span> <span class="preprocessor">#define SI443X_32_KHZ_XOSC 0b00010000 // 4 4 crystal oscillator</span></div>
|
|
<div class="line"><a name="l00176"></a><span class="lineno"> 176</span> <span class="preprocessor">#define SI443X_TX_ON 0b00001000 // 3 3 Tx on in manual transmit mode</span></div>
|
|
<div class="line"><a name="l00177"></a><span class="lineno"> 177</span> <span class="preprocessor">#define SI443X_RX_ON 0b00000100 // 2 2 Rx on in manual receive mode</span></div>
|
|
<div class="line"><a name="l00178"></a><span class="lineno"> 178</span> <span class="preprocessor">#define SI443X_PLL_ON 0b00000010 // 1 1 PLL on (tune mode)</span></div>
|
|
<div class="line"><a name="l00179"></a><span class="lineno"> 179</span> <span class="preprocessor">#define SI443X_XTAL_OFF 0b00000000 // 0 0 crystal oscillator: off (standby mode)</span></div>
|
|
<div class="line"><a name="l00180"></a><span class="lineno"> 180</span> <span class="preprocessor">#define SI443X_XTAL_ON 0b00000001 // 0 0 on (ready mode)</span></div>
|
|
<div class="line"><a name="l00181"></a><span class="lineno"> 181</span>  </div>
|
|
<div class="line"><a name="l00182"></a><span class="lineno"> 182</span> <span class="comment">// SI443X_REG_OP_FUNC_CONTROL_2</span></div>
|
|
<div class="line"><a name="l00183"></a><span class="lineno"> 183</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_HL_IDLE_L 0b00000000 // 7 5 GPIO1/2 states: Tx/Rx GPIO1 H, GPIO2 L; idle low (default)</span></div>
|
|
<div class="line"><a name="l00184"></a><span class="lineno"> 184</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_LH_IDLE_L 0b00100000 // 7 5 Tx/Rx GPIO1 L, GPIO2 H; idle low</span></div>
|
|
<div class="line"><a name="l00185"></a><span class="lineno"> 185</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_HL_IDLE_H 0b01000000 // 7 5 Tx/Rx GPIO1 H, GPIO2 L; idle high</span></div>
|
|
<div class="line"><a name="l00186"></a><span class="lineno"> 186</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_LH_IDLE_H 0b01100000 // 7 5 Tx/Rx GPIO1 L, GPIO2 H; idle high</span></div>
|
|
<div class="line"><a name="l00187"></a><span class="lineno"> 187</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_ALG_IDLE_L 0b10000000 // 7 5 Tx/Rx diversity algorithm; idle low</span></div>
|
|
<div class="line"><a name="l00188"></a><span class="lineno"> 188</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_ALG_IDLE_H 0b10100000 // 7 5 Tx/Rx diversity algorithm; idle high</span></div>
|
|
<div class="line"><a name="l00189"></a><span class="lineno"> 189</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_ALG_BEACON_IDLE_L 0b11000000 // 7 5 Tx/Rx diversity algorithm (beacon); idle low</span></div>
|
|
<div class="line"><a name="l00190"></a><span class="lineno"> 190</span> <span class="preprocessor">#define SI443X_ANT_DIV_TR_ALG_BEACON_IDLE_H 0b11100000 // 7 5 Tx/Rx diversity algorithm (beacon); idle high</span></div>
|
|
<div class="line"><a name="l00191"></a><span class="lineno"> 191</span> <span class="preprocessor">#define SI443X_RX_MULTIPACKET_OFF 0b00000000 // 4 4 Rx multipacket: disabled (default)</span></div>
|
|
<div class="line"><a name="l00192"></a><span class="lineno"> 192</span> <span class="preprocessor">#define SI443X_RX_MULTIPACKET_ON 0b00010000 // 4 4 enabled</span></div>
|
|
<div class="line"><a name="l00193"></a><span class="lineno"> 193</span> <span class="preprocessor">#define SI443X_AUTO_TX_OFF 0b00000000 // 3 3 Tx autotransmit on FIFO almost full: disabled (default)</span></div>
|
|
<div class="line"><a name="l00194"></a><span class="lineno"> 194</span> <span class="preprocessor">#define SI443X_AUTO_TX_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00195"></a><span class="lineno"> 195</span> <span class="preprocessor">#define SI443X_LOW_DUTY_CYCLE_OFF 0b00000000 // 2 2 low duty cycle mode: disabled (default)</span></div>
|
|
<div class="line"><a name="l00196"></a><span class="lineno"> 196</span> <span class="preprocessor">#define SI443X_LOW_DUTY_CYCLE_ON 0b00000100 // 2 2 enabled</span></div>
|
|
<div class="line"><a name="l00197"></a><span class="lineno"> 197</span> <span class="preprocessor">#define SI443X_RX_FIFO_RESET 0b00000010 // 1 1 Rx FIFO reset/clear: reset (call first)</span></div>
|
|
<div class="line"><a name="l00198"></a><span class="lineno"> 198</span> <span class="preprocessor">#define SI443X_RX_FIFO_CLEAR 0b00000000 // 1 1 clear (call second)</span></div>
|
|
<div class="line"><a name="l00199"></a><span class="lineno"> 199</span> <span class="preprocessor">#define SI443X_TX_FIFO_RESET 0b00000001 // 0 0 Tx FIFO reset/clear: reset (call first)</span></div>
|
|
<div class="line"><a name="l00200"></a><span class="lineno"> 200</span> <span class="preprocessor">#define SI443X_TX_FIFO_CLEAR 0b00000000 // 0 0 clear (call second)</span></div>
|
|
<div class="line"><a name="l00201"></a><span class="lineno"> 201</span>  </div>
|
|
<div class="line"><a name="l00202"></a><span class="lineno"> 202</span> <span class="comment">// SI443X_REG_XOSC_LOAD_CAPACITANCE</span></div>
|
|
<div class="line"><a name="l00203"></a><span class="lineno"> 203</span> <span class="preprocessor">#define SI443X_XTAL_SHIFT 0b00000000 // 7 7 crystal capacitance configuration:</span></div>
|
|
<div class="line"><a name="l00204"></a><span class="lineno"> 204</span> <span class="preprocessor">#define SI443X_XTAL_LOAD_CAPACITANCE 0b01111111 // 6 0 C_int = 1.8 pF + 0.085 pF * SI443X_XTAL_LOAD_CAPACITANCE + 3.7 pF * SI443X_XTAL_SHIFT</span></div>
|
|
<div class="line"><a name="l00205"></a><span class="lineno"> 205</span>  </div>
|
|
<div class="line"><a name="l00206"></a><span class="lineno"> 206</span> <span class="comment">// SI443X_REG_MCU_OUTPUT_CLOCK</span></div>
|
|
<div class="line"><a name="l00207"></a><span class="lineno"> 207</span> <span class="preprocessor">#define SI443X_CLOCK_TAIL_CYCLES_OFF 0b00000000 // 5 4 additional clock cycles: none (default)</span></div>
|
|
<div class="line"><a name="l00208"></a><span class="lineno"> 208</span> <span class="preprocessor">#define SI443X_CLOCK_TAIL_CYCLES_128 0b00010000 // 5 4 128</span></div>
|
|
<div class="line"><a name="l00209"></a><span class="lineno"> 209</span> <span class="preprocessor">#define SI443X_CLOCK_TAIL_CYCLES_256 0b00100000 // 5 4 256</span></div>
|
|
<div class="line"><a name="l00210"></a><span class="lineno"> 210</span> <span class="preprocessor">#define SI443X_CLOCK_TAIL_CYCLES_512 0b00110000 // 5 4 512</span></div>
|
|
<div class="line"><a name="l00211"></a><span class="lineno"> 211</span> <span class="preprocessor">#define SI443X_LOW_FREQ_CLOCK_OFF 0b00000000 // 3 3 32.768 kHz clock output: disabled (default)</span></div>
|
|
<div class="line"><a name="l00212"></a><span class="lineno"> 212</span> <span class="preprocessor">#define SI443X_LOW_FREQ_CLOCK_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00213"></a><span class="lineno"> 213</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_30_MHZ 0b00000000 // 2 0 GPIO clock output: 30 MHz</span></div>
|
|
<div class="line"><a name="l00214"></a><span class="lineno"> 214</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_15_MHZ 0b00000001 // 2 0 15 MHz</span></div>
|
|
<div class="line"><a name="l00215"></a><span class="lineno"> 215</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_10_MHZ 0b00000010 // 2 0 10 MHz</span></div>
|
|
<div class="line"><a name="l00216"></a><span class="lineno"> 216</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_4_MHZ 0b00000011 // 2 0 4 MHz</span></div>
|
|
<div class="line"><a name="l00217"></a><span class="lineno"> 217</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_3_MHZ 0b00000100 // 2 0 3 MHz</span></div>
|
|
<div class="line"><a name="l00218"></a><span class="lineno"> 218</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_2_MHZ 0b00000101 // 2 0 2 MHz</span></div>
|
|
<div class="line"><a name="l00219"></a><span class="lineno"> 219</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_1_MHZ 0b00000110 // 2 0 1 MHz (default)</span></div>
|
|
<div class="line"><a name="l00220"></a><span class="lineno"> 220</span> <span class="preprocessor">#define SI443X_MCU_CLOCK_32_KHZ 0b00000111 // 2 0 32.768 kHz</span></div>
|
|
<div class="line"><a name="l00221"></a><span class="lineno"> 221</span>  </div>
|
|
<div class="line"><a name="l00222"></a><span class="lineno"> 222</span> <span class="comment">// SI443X_REG_GPIO0_CONFIG + SI443X_REG_GPIO1_CONFIG + SI443X_REG_GPIO2_CONFIG</span></div>
|
|
<div class="line"><a name="l00223"></a><span class="lineno"> 223</span> <span class="preprocessor">#define SI443X_GPIOX_DRIVE_STRENGTH 0b00000000 // 7 6 GPIOx drive strength (higher number = stronger drive)</span></div>
|
|
<div class="line"><a name="l00224"></a><span class="lineno"> 224</span> <span class="preprocessor">#define SI443X_GPIOX_PULLUP_OFF 0b00000000 // 5 5 GPIOx internal 200k pullup: disabled (default)</span></div>
|
|
<div class="line"><a name="l00225"></a><span class="lineno"> 225</span> <span class="preprocessor">#define SI443X_GPIOX_PULLUP_ON 0b00100000 // 5 5 enabled</span></div>
|
|
<div class="line"><a name="l00226"></a><span class="lineno"> 226</span> <span class="preprocessor">#define SI443X_GPIO0_POWER_ON_RESET_OUT 0b00000000 // 4 0 GPIOx function: power-on-reset output (GPIO0 only, default)</span></div>
|
|
<div class="line"><a name="l00227"></a><span class="lineno"> 227</span> <span class="preprocessor">#define SI443X_GPIO1_POWER_ON_RESET_INV_OUT 0b00000000 // 4 0 inverted power-on-reset output (GPIO1 only, default)</span></div>
|
|
<div class="line"><a name="l00228"></a><span class="lineno"> 228</span> <span class="preprocessor">#define SI443X_GPIO2_MCU_CLOCK_OUT 0b00000000 // 4 0 MCU clock output (GPIO2 only, default)</span></div>
|
|
<div class="line"><a name="l00229"></a><span class="lineno"> 229</span> <span class="preprocessor">#define SI443X_GPIOX_WAKEUP_OUT 0b00000001 // 4 0 wakeup timer expired output</span></div>
|
|
<div class="line"><a name="l00230"></a><span class="lineno"> 230</span> <span class="preprocessor">#define SI443X_GPIOX_LOW_BATTERY_OUT 0b00000010 // 4 0 low battery detect output</span></div>
|
|
<div class="line"><a name="l00231"></a><span class="lineno"> 231</span> <span class="preprocessor">#define SI443X_GPIOX_DIGITAL_OUT 0b00000011 // 4 0 direct digital output</span></div>
|
|
<div class="line"><a name="l00232"></a><span class="lineno"> 232</span> <span class="preprocessor">#define SI443X_GPIOX_EXT_INT_FALLING_IN 0b00000100 // 4 0 external interrupt, falling edge</span></div>
|
|
<div class="line"><a name="l00233"></a><span class="lineno"> 233</span> <span class="preprocessor">#define SI443X_GPIOX_EXT_INT_RISING_IN 0b00000101 // 4 0 external interrupt, rising edge</span></div>
|
|
<div class="line"><a name="l00234"></a><span class="lineno"> 234</span> <span class="preprocessor">#define SI443X_GPIOX_EXT_INT_CHANGE_IN 0b00000110 // 4 0 external interrupt, state change</span></div>
|
|
<div class="line"><a name="l00235"></a><span class="lineno"> 235</span> <span class="preprocessor">#define SI443X_GPIOX_ADC_IN 0b00000111 // 4 0 ADC analog input</span></div>
|
|
<div class="line"><a name="l00236"></a><span class="lineno"> 236</span> <span class="preprocessor">#define SI443X_GPIOX_ANALOG_TEST_N_IN 0b00001000 // 4 0 analog test N input</span></div>
|
|
<div class="line"><a name="l00237"></a><span class="lineno"> 237</span> <span class="preprocessor">#define SI443X_GPIOX_ANALOG_TEST_P_IN 0b00001001 // 4 0 analog test P input</span></div>
|
|
<div class="line"><a name="l00238"></a><span class="lineno"> 238</span> <span class="preprocessor">#define SI443X_GPIOX_DIGITAL_IN 0b00001010 // 4 0 direct digital input</span></div>
|
|
<div class="line"><a name="l00239"></a><span class="lineno"> 239</span> <span class="preprocessor">#define SI443X_GPIOX_DIGITAL_TEST_OUT 0b00001011 // 4 0 digital test output</span></div>
|
|
<div class="line"><a name="l00240"></a><span class="lineno"> 240</span> <span class="preprocessor">#define SI443X_GPIOX_ANALOG_TEST_N_OUT 0b00001100 // 4 0 analog test N output</span></div>
|
|
<div class="line"><a name="l00241"></a><span class="lineno"> 241</span> <span class="preprocessor">#define SI443X_GPIOX_ANALOG_TEST_P_OUT 0b00001101 // 4 0 analog test P output</span></div>
|
|
<div class="line"><a name="l00242"></a><span class="lineno"> 242</span> <span class="preprocessor">#define SI443X_GPIOX_REFERENCE_VOLTAGE_OUT 0b00001110 // 4 0 reference voltage output</span></div>
|
|
<div class="line"><a name="l00243"></a><span class="lineno"> 243</span> <span class="preprocessor">#define SI443X_GPIOX_TX_RX_DATA_CLK_OUT 0b00001111 // 4 0 Tx/Rx clock output in direct mode</span></div>
|
|
<div class="line"><a name="l00244"></a><span class="lineno"> 244</span> <span class="preprocessor">#define SI443X_GPIOX_TX_DATA_IN 0b00010000 // 4 0 Tx data input direct mode</span></div>
|
|
<div class="line"><a name="l00245"></a><span class="lineno"> 245</span> <span class="preprocessor">#define SI443X_GPIOX_EXT_RETRANSMIT_REQUEST_IN 0b00010001 // 4 0 external retransmission request input</span></div>
|
|
<div class="line"><a name="l00246"></a><span class="lineno"> 246</span> <span class="preprocessor">#define SI443X_GPIOX_TX_STATE_OUT 0b00010010 // 4 0 Tx state output</span></div>
|
|
<div class="line"><a name="l00247"></a><span class="lineno"> 247</span> <span class="preprocessor">#define SI443X_GPIOX_TX_FIFO_ALMOST_FULL_OUT 0b00010011 // 4 0 Tx FIFO almost full output</span></div>
|
|
<div class="line"><a name="l00248"></a><span class="lineno"> 248</span> <span class="preprocessor">#define SI443X_GPIOX_RX_DATA_OUT 0b00010100 // 4 0 Rx data output</span></div>
|
|
<div class="line"><a name="l00249"></a><span class="lineno"> 249</span> <span class="preprocessor">#define SI443X_GPIOX_RX_STATE_OUT 0b00010101 // 4 0 Rx state output</span></div>
|
|
<div class="line"><a name="l00250"></a><span class="lineno"> 250</span> <span class="preprocessor">#define SI443X_GPIOX_RX_FIFO_ALMOST_FULL_OUT 0b00010110 // 4 0 Rx FIFO almost full output</span></div>
|
|
<div class="line"><a name="l00251"></a><span class="lineno"> 251</span> <span class="preprocessor">#define SI443X_GPIOX_ANT_DIV_1_OUT 0b00010111 // 4 0 antenna diversity output 1</span></div>
|
|
<div class="line"><a name="l00252"></a><span class="lineno"> 252</span> <span class="preprocessor">#define SI443X_GPIOX_ANT_DIV_2_OUT 0b00011000 // 4 0 antenna diversity output 2</span></div>
|
|
<div class="line"><a name="l00253"></a><span class="lineno"> 253</span> <span class="preprocessor">#define SI443X_GPIOX_VALID_PREAMBLE_OUT 0b00011001 // 4 0 valid preamble detected output</span></div>
|
|
<div class="line"><a name="l00254"></a><span class="lineno"> 254</span> <span class="preprocessor">#define SI443X_GPIOX_INVALID_PREAMBLE_OUT 0b00011010 // 4 0 invalid preamble detected output</span></div>
|
|
<div class="line"><a name="l00255"></a><span class="lineno"> 255</span> <span class="preprocessor">#define SI443X_GPIOX_SYNC_WORD_DETECTED_OUT 0b00011011 // 4 0 sync word detected output</span></div>
|
|
<div class="line"><a name="l00256"></a><span class="lineno"> 256</span> <span class="preprocessor">#define SI443X_GPIOX_CLEAR_CHANNEL_OUT 0b00011100 // 4 0 clear channel assessment output</span></div>
|
|
<div class="line"><a name="l00257"></a><span class="lineno"> 257</span> <span class="preprocessor">#define SI443X_GPIOX_VDD 0b00011101 // 4 0 VDD</span></div>
|
|
<div class="line"><a name="l00258"></a><span class="lineno"> 258</span> <span class="preprocessor">#define SI443X_GPIOX_GND 0b00011110 // 4 0 GND</span></div>
|
|
<div class="line"><a name="l00259"></a><span class="lineno"> 259</span>  </div>
|
|
<div class="line"><a name="l00260"></a><span class="lineno"> 260</span> <span class="comment">// SI443X_REG_IO_PORT_CONFIG</span></div>
|
|
<div class="line"><a name="l00261"></a><span class="lineno"> 261</span> <span class="preprocessor">#define SI443X_GPIO2_EXT_INT_STATE_MASK 0b01000000 // 6 6 external interrupt state mask for: GPIO2</span></div>
|
|
<div class="line"><a name="l00262"></a><span class="lineno"> 262</span> <span class="preprocessor">#define SI443X_GPIO1_EXT_INT_STATE_MASK 0b00100000 // 5 5 GPIO1</span></div>
|
|
<div class="line"><a name="l00263"></a><span class="lineno"> 263</span> <span class="preprocessor">#define SI443X_GPIO0_EXT_INT_STATE_MASK 0b00010000 // 4 4 GPIO0</span></div>
|
|
<div class="line"><a name="l00264"></a><span class="lineno"> 264</span> <span class="preprocessor">#define SI443X_IRQ_BY_SDO_OFF 0b00000000 // 3 3 output IRQ state on SDO pin: disabled (default)</span></div>
|
|
<div class="line"><a name="l00265"></a><span class="lineno"> 265</span> <span class="preprocessor">#define SI443X_IRQ_BY_SDO_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00266"></a><span class="lineno"> 266</span> <span class="preprocessor">#define SI443X_GPIO2_DIGITAL_STATE_MASK 0b00000100 // 2 2 digital state mask for: GPIO2</span></div>
|
|
<div class="line"><a name="l00267"></a><span class="lineno"> 267</span> <span class="preprocessor">#define SI443X_GPIO1_DIGITAL_STATE_MASK 0b00000010 // 1 1 GPIO1</span></div>
|
|
<div class="line"><a name="l00268"></a><span class="lineno"> 268</span> <span class="preprocessor">#define SI443X_GPIO0_DIGITAL_STATE_MASK 0b00000001 // 0 0 GPIO0</span></div>
|
|
<div class="line"><a name="l00269"></a><span class="lineno"> 269</span>  </div>
|
|
<div class="line"><a name="l00270"></a><span class="lineno"> 270</span> <span class="comment">// SI443X_REG_ADC_CONFIG</span></div>
|
|
<div class="line"><a name="l00271"></a><span class="lineno"> 271</span> <span class="preprocessor">#define SI443X_ADC_START 0b10000000 // 7 7 ADC control: start measurement</span></div>
|
|
<div class="line"><a name="l00272"></a><span class="lineno"> 272</span> <span class="preprocessor">#define SI443X_ADC_RUNNING 0b00000000 // 7 7 measurement in progress</span></div>
|
|
<div class="line"><a name="l00273"></a><span class="lineno"> 273</span> <span class="preprocessor">#define SI443X_ADC_DONE 0b10000000 // 7 7 done</span></div>
|
|
<div class="line"><a name="l00274"></a><span class="lineno"> 274</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_TEMPERATURE 0b00000000 // 6 4 ADC source: internal temperature sensor (default)</span></div>
|
|
<div class="line"><a name="l00275"></a><span class="lineno"> 275</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO0_SINGLE 0b00010000 // 6 4 single-ended on GPIO0</span></div>
|
|
<div class="line"><a name="l00276"></a><span class="lineno"> 276</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO1_SINGLE 0b00100000 // 6 4 single-ended on GPIO1</span></div>
|
|
<div class="line"><a name="l00277"></a><span class="lineno"> 277</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO2_SINGLE 0b00110000 // 6 4 single-ended on GPIO2</span></div>
|
|
<div class="line"><a name="l00278"></a><span class="lineno"> 278</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO01_DIFF 0b01000000 // 6 4 differential on GPIO0 (+) and GPIO1 (-)</span></div>
|
|
<div class="line"><a name="l00279"></a><span class="lineno"> 279</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO12_DIFF 0b01010000 // 6 4 differential on GPIO1 (+) and GPIO2 (-)</span></div>
|
|
<div class="line"><a name="l00280"></a><span class="lineno"> 280</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GPIO02_DIFF 0b01100000 // 6 4 differential on GPIO0 (+) and GPIO2 (-)</span></div>
|
|
<div class="line"><a name="l00281"></a><span class="lineno"> 281</span> <span class="preprocessor">#define SI443X_ADC_SOURCE_GND 0b01110000 // 6 4 GND</span></div>
|
|
<div class="line"><a name="l00282"></a><span class="lineno"> 282</span> <span class="preprocessor">#define SI443X_ADC_REFERNCE_BAND_GAP 0b00000000 // 3 2 ADC reference: internal bandgap 1.2 V (default)</span></div>
|
|
<div class="line"><a name="l00283"></a><span class="lineno"> 283</span> <span class="preprocessor">#define SI443X_ADC_REFERNCE_VDD_3 0b00001000 // 3 2 VDD/3</span></div>
|
|
<div class="line"><a name="l00284"></a><span class="lineno"> 284</span> <span class="preprocessor">#define SI443X_ADC_REFERNCE_VDD_2 0b00001100 // 3 2 VDD/2</span></div>
|
|
<div class="line"><a name="l00285"></a><span class="lineno"> 285</span> <span class="preprocessor">#define SI443X_ADC_GAIN 0b00000000 // 1 0 ADC amplifier gain</span></div>
|
|
<div class="line"><a name="l00286"></a><span class="lineno"> 286</span>  </div>
|
|
<div class="line"><a name="l00287"></a><span class="lineno"> 287</span> <span class="comment">// SI443X_REG_ADC_SENSOR_AMP_OFFSET</span></div>
|
|
<div class="line"><a name="l00288"></a><span class="lineno"> 288</span> <span class="preprocessor">#define SI443X_ADC_OFFSET 0b00000000 // 3 0 ADC offset</span></div>
|
|
<div class="line"><a name="l00289"></a><span class="lineno"> 289</span>  </div>
|
|
<div class="line"><a name="l00290"></a><span class="lineno"> 290</span> <span class="comment">// SI443X_REG_TEMP_SENSOR_CONTROL</span></div>
|
|
<div class="line"><a name="l00291"></a><span class="lineno"> 291</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_RANGE_64_TO_64_C 0b00000000 // 7 6 temperature sensor range: -64 to 64 deg. C, 0.5 deg. C resolution (default)</span></div>
|
|
<div class="line"><a name="l00292"></a><span class="lineno"> 292</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_RANGE_64_TO_192_C 0b01000000 // 7 6 -64 to 192 deg. C, 1.0 deg. C resolution</span></div>
|
|
<div class="line"><a name="l00293"></a><span class="lineno"> 293</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_RANGE_0_TO_128_C 0b11000000 // 7 6 0 to 128 deg. C, 0.5 deg. C resolution</span></div>
|
|
<div class="line"><a name="l00294"></a><span class="lineno"> 294</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_RANGE_40_TO_216_F 0b10000000 // 7 6 -40 to 216 deg. F, 1.0 deg. F resolution</span></div>
|
|
<div class="line"><a name="l00295"></a><span class="lineno"> 295</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_KELVIN_TO_CELSIUS_OFF 0b00000000 // 5 5 Kelvin to Celsius offset: disabled</span></div>
|
|
<div class="line"><a name="l00296"></a><span class="lineno"> 296</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_KELVIN_TO_CELSIUS_ON 0b00100000 // 5 5 enabled (default)</span></div>
|
|
<div class="line"><a name="l00297"></a><span class="lineno"> 297</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_TRIM_OFF 0b00000000 // 4 4 temperature sensor trim: disabled (default)</span></div>
|
|
<div class="line"><a name="l00298"></a><span class="lineno"> 298</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_TRIM_ON 0b00010000 // 4 4 enabled</span></div>
|
|
<div class="line"><a name="l00299"></a><span class="lineno"> 299</span> <span class="preprocessor">#define SI443X_TEMP_SENSOR_TRIM_VALUE 0b00000000 // 3 0 temperature sensor trim value</span></div>
|
|
<div class="line"><a name="l00300"></a><span class="lineno"> 300</span>  </div>
|
|
<div class="line"><a name="l00301"></a><span class="lineno"> 301</span> <span class="comment">// SI443X_REG_WAKEUP_TIMER_PERIOD_1</span></div>
|
|
<div class="line"><a name="l00302"></a><span class="lineno"> 302</span> <span class="preprocessor">#define SI443X_WAKEUP_TIMER_EXPONENT 0b00000011 // 4 0 wakeup timer value exponent</span></div>
|
|
<div class="line"><a name="l00303"></a><span class="lineno"> 303</span>  </div>
|
|
<div class="line"><a name="l00304"></a><span class="lineno"> 304</span> <span class="comment">// SI443X_REG_WAKEUP_TIMER_PERIOD_2 + SI443X_REG_WAKEUP_TIMER_PERIOD_3</span></div>
|
|
<div class="line"><a name="l00305"></a><span class="lineno"> 305</span> <span class="preprocessor">#define SI443X_WAKEUP_TIMER_MANTISSA_MSB 0x00 // 7 0 wakeup timer value:</span></div>
|
|
<div class="line"><a name="l00306"></a><span class="lineno"> 306</span> <span class="preprocessor">#define SI443X_WAKEUP_TIMER_MANTISSA_LSB 0x01 // 7 0 T = (4 * SI443X_WAKEUP_TIMER_MANTISSA * 2 ^ SI443X_WAKEUP_TIMER_EXPONENT) / 32.768 ms</span></div>
|
|
<div class="line"><a name="l00307"></a><span class="lineno"> 307</span>  </div>
|
|
<div class="line"><a name="l00308"></a><span class="lineno"> 308</span> <span class="comment">// SI443X_REG_LOW_DC_MODE_DURATION</span></div>
|
|
<div class="line"><a name="l00309"></a><span class="lineno"> 309</span> <span class="preprocessor">#define SI443X_LOW_DC_MODE_DURATION_MANTISSA 0x01 // 7 0 low duty cycle mode duration: T = (4 * SI443X_LOW_DC_MODE_DURATION_MANTISSA * 2 ^ SI443X_WAKEUP_TIMER_EXPONENT) / 32.768 ms</span></div>
|
|
<div class="line"><a name="l00310"></a><span class="lineno"> 310</span>  </div>
|
|
<div class="line"><a name="l00311"></a><span class="lineno"> 311</span> <span class="comment">// SI443X_REG_LOW_BATT_DET_THRESHOLD</span></div>
|
|
<div class="line"><a name="l00312"></a><span class="lineno"> 312</span> <span class="preprocessor">#define SI443X_LOW_BATT_DET_THRESHOLD 0b00010100 // 4 0 low battery detection threshold: Vth = 1.7 + SI443X_LOW_BATT_DET_THRESHOLD * 0.05 V (defaults to 2.7 V)</span></div>
|
|
<div class="line"><a name="l00313"></a><span class="lineno"> 313</span>  </div>
|
|
<div class="line"><a name="l00314"></a><span class="lineno"> 314</span> <span class="comment">// SI443X_REG_IF_FILTER_BANDWIDTH</span></div>
|
|
<div class="line"><a name="l00315"></a><span class="lineno"> 315</span> <span class="preprocessor">#define SI443X_BYPASS_DEC_BY_3_OFF 0b00000000 // 7 7 bypass decimate-by-3 stage: disabled (default)</span></div>
|
|
<div class="line"><a name="l00316"></a><span class="lineno"> 316</span> <span class="preprocessor">#define SI443X_BYPASS_DEC_BY_3_ON 0b10000000 // 7 7 enabled</span></div>
|
|
<div class="line"><a name="l00317"></a><span class="lineno"> 317</span> <span class="preprocessor">#define SI443X_IF_FILTER_DEC_RATE 0b00000000 // 6 4 IF filter decimation rate</span></div>
|
|
<div class="line"><a name="l00318"></a><span class="lineno"> 318</span> <span class="preprocessor">#define SI443X_IF_FILTER_COEFF_SET 0b00000001 // 3 0 IF filter coefficient set selection</span></div>
|
|
<div class="line"><a name="l00319"></a><span class="lineno"> 319</span>  </div>
|
|
<div class="line"><a name="l00320"></a><span class="lineno"> 320</span> <span class="comment">// SI443X_REG_AFC_LOOP_GEARSHIFT_OVERRIDE</span></div>
|
|
<div class="line"><a name="l00321"></a><span class="lineno"> 321</span> <span class="preprocessor">#define SI443X_AFC_WIDEBAND_OFF 0b00000000 // 7 7 AFC wideband: disabled (default)</span></div>
|
|
<div class="line"><a name="l00322"></a><span class="lineno"> 322</span> <span class="preprocessor">#define SI443X_AFC_WIDEBAND_ON 0b10000000 // 7 7 enabled</span></div>
|
|
<div class="line"><a name="l00323"></a><span class="lineno"> 323</span> <span class="preprocessor">#define SI443X_AFC_OFF 0b00000000 // 6 6 AFC: disabled</span></div>
|
|
<div class="line"><a name="l00324"></a><span class="lineno"> 324</span> <span class="preprocessor">#define SI443X_AFC_ON 0b01000000 // 6 6 enabled (default)</span></div>
|
|
<div class="line"><a name="l00325"></a><span class="lineno"> 325</span> <span class="preprocessor">#define SI443X_AFC_HIGH_GEAR_SETTING 0b00000000 // 5 3 AFC high gear setting</span></div>
|
|
<div class="line"><a name="l00326"></a><span class="lineno"> 326</span> <span class="preprocessor">#define SI443X_SECOND_PHASE_BIAS_0_DB 0b00000100 // 2 2 second phase antenna selection bias: 0 dB (default)</span></div>
|
|
<div class="line"><a name="l00327"></a><span class="lineno"> 327</span> <span class="preprocessor">#define SI443X_SECOND_PHASE_BIAS_1_5_DB 0b00000000 // 2 2 1.5 dB</span></div>
|
|
<div class="line"><a name="l00328"></a><span class="lineno"> 328</span> <span class="preprocessor">#define SI443X_MOVING_AVERAGE_TAP_8 0b00000010 // 1 1 moving average filter tap length: 8*Tb</span></div>
|
|
<div class="line"><a name="l00329"></a><span class="lineno"> 329</span> <span class="preprocessor">#define SI443X_MOVING_AVERAGE_TAP_4 0b00000000 // 1 1 4*Tb after first preamble (default)</span></div>
|
|
<div class="line"><a name="l00330"></a><span class="lineno"> 330</span> <span class="preprocessor">#define SI443X_ZERO_PHASE_RESET_5 0b00000000 // 0 0 reset preamble detector after: 5 zero phases (default)</span></div>
|
|
<div class="line"><a name="l00331"></a><span class="lineno"> 331</span> <span class="preprocessor">#define SI443X_ZERO_PHASE_RESET_2 0b00000001 // 0 0 3 zero phases</span></div>
|
|
<div class="line"><a name="l00332"></a><span class="lineno"> 332</span>  </div>
|
|
<div class="line"><a name="l00333"></a><span class="lineno"> 333</span> <span class="comment">// SI443X_REG_AFC_TIMING_CONTROL</span></div>
|
|
<div class="line"><a name="l00334"></a><span class="lineno"> 334</span> <span class="preprocessor">#define SI443X_SW_ANT_TIMER 0b00000000 // 7 6 number of periods to wait for RSSI to stabilize during antenna switching</span></div>
|
|
<div class="line"><a name="l00335"></a><span class="lineno"> 335</span> <span class="preprocessor">#define SI443X_SHORT_WAIT 0b00001000 // 5 3 period to wait after AFC correction</span></div>
|
|
<div class="line"><a name="l00336"></a><span class="lineno"> 336</span> <span class="preprocessor">#define SI443X_ANTENNA_SWITCH_WAIT 0b00000010 // 2 0 antenna switching wait time</span></div>
|
|
<div class="line"><a name="l00337"></a><span class="lineno"> 337</span>  </div>
|
|
<div class="line"><a name="l00338"></a><span class="lineno"> 338</span> <span class="comment">// SI443X_REG_CLOCK_REC_GEARSHIFT_OVERRIDE</span></div>
|
|
<div class="line"><a name="l00339"></a><span class="lineno"> 339</span> <span class="preprocessor">#define SI443X_CLOCK_RECOVER_FAST_GEARSHIFT 0b00000000 // 5 3 clock recovery fast gearshift value</span></div>
|
|
<div class="line"><a name="l00340"></a><span class="lineno"> 340</span> <span class="preprocessor">#define SI443X_CLOCK_RECOVER_SLOW_GEARSHIFT 0b00000011 // 2 0 clock recovery slow gearshift value</span></div>
|
|
<div class="line"><a name="l00341"></a><span class="lineno"> 341</span>  </div>
|
|
<div class="line"><a name="l00342"></a><span class="lineno"> 342</span> <span class="comment">// SI443X_REG_CLOCK_REC_OVERSAMP_RATIO</span></div>
|
|
<div class="line"><a name="l00343"></a><span class="lineno"> 343</span> <span class="preprocessor">#define SI443X_CLOCK_REC_OVERSAMP_RATIO_LSB 0b01100100 // 7 0 oversampling rate LSB, defaults to 12.5 clock cycles per bit</span></div>
|
|
<div class="line"><a name="l00344"></a><span class="lineno"> 344</span>  </div>
|
|
<div class="line"><a name="l00345"></a><span class="lineno"> 345</span> <span class="comment">// SI443X_REG_CLOCK_REC_OFFSET_2</span></div>
|
|
<div class="line"><a name="l00346"></a><span class="lineno"> 346</span> <span class="preprocessor">#define SI443X_CLOCK_REC_OVERSAMP_RATIO_MSB 0b00000000 // 7 5 oversampling rate MSB, defaults to 12.5 clock cycles per bit</span></div>
|
|
<div class="line"><a name="l00347"></a><span class="lineno"> 347</span> <span class="preprocessor">#define SI443X_SECOND_PHASE_SKIP_THRESHOLD 0b00000000 // 4 4 skip seconds phase antenna diversity threshold</span></div>
|
|
<div class="line"><a name="l00348"></a><span class="lineno"> 348</span> <span class="preprocessor">#define SI443X_NCO_OFFSET_MSB 0b00000001 // 3 0 NCO offset MSB</span></div>
|
|
<div class="line"><a name="l00349"></a><span class="lineno"> 349</span>  </div>
|
|
<div class="line"><a name="l00350"></a><span class="lineno"> 350</span> <span class="comment">// SI443X_REG_CLOCK_REC_OFFSET_1</span></div>
|
|
<div class="line"><a name="l00351"></a><span class="lineno"> 351</span> <span class="preprocessor">#define SI443X_NCO_OFFSET_MID 0b01000111 // 7 0 NCO offset MID</span></div>
|
|
<div class="line"><a name="l00352"></a><span class="lineno"> 352</span>  </div>
|
|
<div class="line"><a name="l00353"></a><span class="lineno"> 353</span> <span class="comment">// SI443X_REG_CLOCK_REC_OFFSET_0</span></div>
|
|
<div class="line"><a name="l00354"></a><span class="lineno"> 354</span> <span class="preprocessor">#define SI443X_NCO_OFFSET_LSB 0b10101110 // 7 0 NCO offset LSB</span></div>
|
|
<div class="line"><a name="l00355"></a><span class="lineno"> 355</span>  </div>
|
|
<div class="line"><a name="l00356"></a><span class="lineno"> 356</span> <span class="comment">// SI443X_REG_CLOCK_REC_TIMING_LOOP_GAIN_1</span></div>
|
|
<div class="line"><a name="l00357"></a><span class="lineno"> 357</span> <span class="preprocessor">#define SI443X_RX_COMPENSATION_OFF 0b00000000 // 4 4 Rx compensation for high data rate: disabled (default)</span></div>
|
|
<div class="line"><a name="l00358"></a><span class="lineno"> 358</span> <span class="preprocessor">#define SI443X_RX_COMPENSATION_ON 0b00010000 // 4 4 enabled</span></div>
|
|
<div class="line"><a name="l00359"></a><span class="lineno"> 359</span> <span class="preprocessor">#define SI443X_CLOCK_REC_GAIN_DOUBLE_OFF 0b00000000 // 3 3 clock recovery gain doubling: disabled (default)</span></div>
|
|
<div class="line"><a name="l00360"></a><span class="lineno"> 360</span> <span class="preprocessor">#define SI443X_CLOCK_REC_GAIN_DOUBLE_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00361"></a><span class="lineno"> 361</span> <span class="preprocessor">#define SI443X_CLOCK_REC_LOOP_GAIN_MSB 0b00000010 // 2 0 clock recovery timing loop gain MSB</span></div>
|
|
<div class="line"><a name="l00362"></a><span class="lineno"> 362</span>  </div>
|
|
<div class="line"><a name="l00363"></a><span class="lineno"> 363</span> <span class="comment">// SI443X_REG_CLOCK_REC_TIMING_LOOP_GAIN_0</span></div>
|
|
<div class="line"><a name="l00364"></a><span class="lineno"> 364</span> <span class="preprocessor">#define SI443X_CLOCK_REC_LOOP_GAIN_LSB 0b10001111 // 7 0 clock recovery timing loop gain LSB</span></div>
|
|
<div class="line"><a name="l00365"></a><span class="lineno"> 365</span>  </div>
|
|
<div class="line"><a name="l00366"></a><span class="lineno"> 366</span> <span class="comment">// SI443X_REG_RSSI_CLEAR_CHANNEL_THRESHOLD</span></div>
|
|
<div class="line"><a name="l00367"></a><span class="lineno"> 367</span> <span class="preprocessor">#define SI443X_RSSI_CLEAR_CHANNEL_THRESHOLD 0b00011110 // 7 0 RSSI clear channel interrupt threshold</span></div>
|
|
<div class="line"><a name="l00368"></a><span class="lineno"> 368</span>  </div>
|
|
<div class="line"><a name="l00369"></a><span class="lineno"> 369</span> <span class="comment">// SI443X_REG_AFC_LIMITER</span></div>
|
|
<div class="line"><a name="l00370"></a><span class="lineno"> 370</span> <span class="preprocessor">#define SI443X_AFC_LIMITER 0x00 // 7 0 AFC limiter value</span></div>
|
|
<div class="line"><a name="l00371"></a><span class="lineno"> 371</span>  </div>
|
|
<div class="line"><a name="l00372"></a><span class="lineno"> 372</span> <span class="comment">// SI443X_REG_OOK_COUNTER_1</span></div>
|
|
<div class="line"><a name="l00373"></a><span class="lineno"> 373</span> <span class="preprocessor">#define SI443X_OOK_FREEZE_OFF 0b00000000 // 5 5 OOK moving average detector freeze: disabled (default)</span></div>
|
|
<div class="line"><a name="l00374"></a><span class="lineno"> 374</span> <span class="preprocessor">#define SI443X_OOK_FREEZE_ON 0b00100000 // 5 5 enabled</span></div>
|
|
<div class="line"><a name="l00375"></a><span class="lineno"> 375</span> <span class="preprocessor">#define SI443X_PEAK_DETECTOR_OFF 0b00000000 // 4 4 peak detector: disabled</span></div>
|
|
<div class="line"><a name="l00376"></a><span class="lineno"> 376</span> <span class="preprocessor">#define SI443X_PEAK_DETECTOR_ON 0b00010000 // 4 4 enabled (default)</span></div>
|
|
<div class="line"><a name="l00377"></a><span class="lineno"> 377</span> <span class="preprocessor">#define SI443X_OOK_MOVING_AVERAGE_OFF 0b00000000 // 3 3 OOK moving average: disabled</span></div>
|
|
<div class="line"><a name="l00378"></a><span class="lineno"> 378</span> <span class="preprocessor">#define SI443X_OOK_MOVING_AVERAGE_ON 0b00001000 // 3 3 enabled (default)</span></div>
|
|
<div class="line"><a name="l00379"></a><span class="lineno"> 379</span> <span class="preprocessor">#define SI443X_OOK_COUNTER_MSB 0b00000000 // 2 0 OOK counter MSB</span></div>
|
|
<div class="line"><a name="l00380"></a><span class="lineno"> 380</span>  </div>
|
|
<div class="line"><a name="l00381"></a><span class="lineno"> 381</span> <span class="comment">// SI443X_REG_OOK_COUNTER_2</span></div>
|
|
<div class="line"><a name="l00382"></a><span class="lineno"> 382</span> <span class="preprocessor">#define SI443X_OOK_COUNTER_LSB 0b10111100 // 7 0 OOK counter LSB</span></div>
|
|
<div class="line"><a name="l00383"></a><span class="lineno"> 383</span>  </div>
|
|
<div class="line"><a name="l00384"></a><span class="lineno"> 384</span> <span class="comment">// SI443X_REG_SLICER_PEAK_HOLD</span></div>
|
|
<div class="line"><a name="l00385"></a><span class="lineno"> 385</span> <span class="preprocessor">#define SI443X_PEAK_DETECTOR_ATTACK 0b00010000 // 6 4 OOK peak detector attach time</span></div>
|
|
<div class="line"><a name="l00386"></a><span class="lineno"> 386</span> <span class="preprocessor">#define SI443X_PEAK_DETECTOR_DECAY 0b00001100 // 3 0 OOK peak detector decay time</span></div>
|
|
<div class="line"><a name="l00387"></a><span class="lineno"> 387</span>  </div>
|
|
<div class="line"><a name="l00388"></a><span class="lineno"> 388</span> <span class="comment">// SI443X_REG_DATA_ACCESS_CONTROL</span></div>
|
|
<div class="line"><a name="l00389"></a><span class="lineno"> 389</span> <span class="preprocessor">#define SI443X_PACKET_RX_HANDLING_OFF 0b00000000 // 7 7 packet Rx handling: disabled</span></div>
|
|
<div class="line"><a name="l00390"></a><span class="lineno"> 390</span> <span class="preprocessor">#define SI443X_PACKET_RX_HANDLING_ON 0b10000000 // 7 7 enabled (default)</span></div>
|
|
<div class="line"><a name="l00391"></a><span class="lineno"> 391</span> <span class="preprocessor">#define SI443X_LSB_FIRST_OFF 0b00000000 // 6 6 LSB first transmission: disabled (default)</span></div>
|
|
<div class="line"><a name="l00392"></a><span class="lineno"> 392</span> <span class="preprocessor">#define SI443X_LSB_FIRST_ON 0b01000000 // 6 6 enabled</span></div>
|
|
<div class="line"><a name="l00393"></a><span class="lineno"> 393</span> <span class="preprocessor">#define SI443X_CRC_DATA_ONLY_OFF 0b00000000 // 5 5 CRC calculated only from data fields: disabled (default)</span></div>
|
|
<div class="line"><a name="l00394"></a><span class="lineno"> 394</span> <span class="preprocessor">#define SI443X_CRC_DATA_ONLY_ON 0b00100000 // 5 5 enabled</span></div>
|
|
<div class="line"><a name="l00395"></a><span class="lineno"> 395</span> <span class="preprocessor">#define SI443X_SKIP_SECOND_PHASE_PREAMBLE_DET_OFF 0b00000000 // 4 4 skip second phase of preamble detection: disabled (default)</span></div>
|
|
<div class="line"><a name="l00396"></a><span class="lineno"> 396</span> <span class="preprocessor">#define SI443X_SKIP_SECOND_PHASE_PREAMBLE_DET_ON 0b00010000 // 4 4 enabled</span></div>
|
|
<div class="line"><a name="l00397"></a><span class="lineno"> 397</span> <span class="preprocessor">#define SI443X_PACKET_TX_HANDLING_OFF 0b00000000 // 3 3 packet Tx handling: disabled</span></div>
|
|
<div class="line"><a name="l00398"></a><span class="lineno"> 398</span> <span class="preprocessor">#define SI443X_PACKET_TX_HANDLING_ON 0b00001000 // 3 3 enabled (default)</span></div>
|
|
<div class="line"><a name="l00399"></a><span class="lineno"> 399</span> <span class="preprocessor">#define SI443X_CRC_OFF 0b00000000 // 2 2 CRC: disabled</span></div>
|
|
<div class="line"><a name="l00400"></a><span class="lineno"> 400</span> <span class="preprocessor">#define SI443X_CRC_ON 0b00000100 // 2 2 enabled (default)</span></div>
|
|
<div class="line"><a name="l00401"></a><span class="lineno"> 401</span> <span class="preprocessor">#define SI443X_CRC_CCITT 0b00000000 // 1 0 CRC type: CCITT</span></div>
|
|
<div class="line"><a name="l00402"></a><span class="lineno"> 402</span> <span class="preprocessor">#define SI443X_CRC_IBM_CRC16 0b00000001 // 1 0 IBM CRC-16 (default)</span></div>
|
|
<div class="line"><a name="l00403"></a><span class="lineno"> 403</span> <span class="preprocessor">#define SI443X_CRC_IEC16 0b00000010 // 1 0 IEC-16</span></div>
|
|
<div class="line"><a name="l00404"></a><span class="lineno"> 404</span> <span class="preprocessor">#define SI443X_CRC_BIACHEVA 0b00000011 // 1 0 Biacheva</span></div>
|
|
<div class="line"><a name="l00405"></a><span class="lineno"> 405</span>  </div>
|
|
<div class="line"><a name="l00406"></a><span class="lineno"> 406</span> <span class="comment">// SI443X_REG_EZMAC_STATUS</span></div>
|
|
<div class="line"><a name="l00407"></a><span class="lineno"> 407</span> <span class="preprocessor">#define SI443X_CRC_ALL_ONE 0b01000000 // 6 6 last received CRC was all ones</span></div>
|
|
<div class="line"><a name="l00408"></a><span class="lineno"> 408</span> <span class="preprocessor">#define SI443X_PACKET_SEARCHING 0b00100000 // 5 5 radio is searching for a valid packet</span></div>
|
|
<div class="line"><a name="l00409"></a><span class="lineno"> 409</span> <span class="preprocessor">#define SI443X_PACKET_RECEIVING 0b00010000 // 4 4 radio is currently receiving packet</span></div>
|
|
<div class="line"><a name="l00410"></a><span class="lineno"> 410</span> <span class="preprocessor">#define SI443X_VALID_PACKET_RECEIVED 0b00001000 // 3 3 valid packet was received</span></div>
|
|
<div class="line"><a name="l00411"></a><span class="lineno"> 411</span> <span class="preprocessor">#define SI443X_CRC_ERROR 0b00000100 // 2 2 CRC check failed</span></div>
|
|
<div class="line"><a name="l00412"></a><span class="lineno"> 412</span> <span class="preprocessor">#define SI443X_PACKET_TRANSMITTING 0b00000010 // 1 1 radio is currently transmitting packet</span></div>
|
|
<div class="line"><a name="l00413"></a><span class="lineno"> 413</span> <span class="preprocessor">#define SI443X_PACKET_SENT 0b00000001 // 0 0 packet sent</span></div>
|
|
<div class="line"><a name="l00414"></a><span class="lineno"> 414</span>  </div>
|
|
<div class="line"><a name="l00415"></a><span class="lineno"> 415</span> <span class="comment">// SI443X_REG_HEADER_CONTROL_1</span></div>
|
|
<div class="line"><a name="l00416"></a><span class="lineno"> 416</span> <span class="preprocessor">#define SI443X_BROADCAST_ADDR_CHECK_NONE 0b00000000 // 7 4 broadcast address check: none (default)</span></div>
|
|
<div class="line"><a name="l00417"></a><span class="lineno"> 417</span> <span class="preprocessor">#define SI443X_BROADCAST_ADDR_CHECK_BYTE0 0b00010000 // 7 4 on byte 0</span></div>
|
|
<div class="line"><a name="l00418"></a><span class="lineno"> 418</span> <span class="preprocessor">#define SI443X_BROADCAST_ADDR_CHECK_BYTE1 0b00100000 // 7 4 on byte 1</span></div>
|
|
<div class="line"><a name="l00419"></a><span class="lineno"> 419</span> <span class="preprocessor">#define SI443X_BROADCAST_ADDR_CHECK_BYTE2 0b01000000 // 7 4 on byte 2</span></div>
|
|
<div class="line"><a name="l00420"></a><span class="lineno"> 420</span> <span class="preprocessor">#define SI443X_BROADCAST_ADDR_CHECK_BYTE3 0b10000000 // 7 4 on byte 3</span></div>
|
|
<div class="line"><a name="l00421"></a><span class="lineno"> 421</span> <span class="preprocessor">#define SI443X_RECEIVED_HEADER_CHECK_NONE 0b00000000 // 3 0 received header check: none</span></div>
|
|
<div class="line"><a name="l00422"></a><span class="lineno"> 422</span> <span class="preprocessor">#define SI443X_RECEIVED_HEADER_CHECK_BYTE0 0b00000001 // 3 0 on byte 0</span></div>
|
|
<div class="line"><a name="l00423"></a><span class="lineno"> 423</span> <span class="preprocessor">#define SI443X_RECEIVED_HEADER_CHECK_BYTE1 0b00000010 // 3 0 on byte 1</span></div>
|
|
<div class="line"><a name="l00424"></a><span class="lineno"> 424</span> <span class="preprocessor">#define SI443X_RECEIVED_HEADER_CHECK_BYTE2 0b00000100 // 3 0 on byte 2 (default)</span></div>
|
|
<div class="line"><a name="l00425"></a><span class="lineno"> 425</span> <span class="preprocessor">#define SI443X_RECEIVED_HEADER_CHECK_BYTE3 0b00001000 // 3 0 on byte 3 (default)</span></div>
|
|
<div class="line"><a name="l00426"></a><span class="lineno"> 426</span>  </div>
|
|
<div class="line"><a name="l00427"></a><span class="lineno"> 427</span> <span class="comment">// SI443X_REG_HEADER_CONTROL_2</span></div>
|
|
<div class="line"><a name="l00428"></a><span class="lineno"> 428</span> <span class="preprocessor">#define SI443X_SYNC_WORD_TIMEOUT_OFF 0b00000000 // 7 7 ignore timeout period when searching for sync word: disabled (default)</span></div>
|
|
<div class="line"><a name="l00429"></a><span class="lineno"> 429</span> <span class="preprocessor">#define SI443X_SYNC_WORD_TIMEOUT_ON 0b10000000 // 7 7 enabled</span></div>
|
|
<div class="line"><a name="l00430"></a><span class="lineno"> 430</span> <span class="preprocessor">#define SI443X_HEADER_LENGTH_HEADER_NONE 0b00000000 // 6 4 header length: none</span></div>
|
|
<div class="line"><a name="l00431"></a><span class="lineno"> 431</span> <span class="preprocessor">#define SI443X_HEADER_LENGTH_HEADER_3 0b00010000 // 6 4 header 3</span></div>
|
|
<div class="line"><a name="l00432"></a><span class="lineno"> 432</span> <span class="preprocessor">#define SI443X_HEADER_LENGTH_HEADER_32 0b00100000 // 6 4 header 3 and 2</span></div>
|
|
<div class="line"><a name="l00433"></a><span class="lineno"> 433</span> <span class="preprocessor">#define SI443X_HEADER_LENGTH_HEADER_321 0b00110000 // 6 4 header 3, 2 and 1 (default)</span></div>
|
|
<div class="line"><a name="l00434"></a><span class="lineno"> 434</span> <span class="preprocessor">#define SI443X_HEADER_LENGTH_HEADER_3210 0b01000000 // 6 4 header 3, 2, 1, and 0</span></div>
|
|
<div class="line"><a name="l00435"></a><span class="lineno"> 435</span> <span class="preprocessor">#define SI443X_FIXED_PACKET_LENGTH_OFF 0b00000000 // 3 3 fixed packet length mode: disabled (default)</span></div>
|
|
<div class="line"><a name="l00436"></a><span class="lineno"> 436</span> <span class="preprocessor">#define SI443X_FIXED_PACKET_LENGTH_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00437"></a><span class="lineno"> 437</span> <span class="preprocessor">#define SI443X_SYNC_LENGTH_SYNC_3 0b00000000 // 2 1 sync word length: sync 3</span></div>
|
|
<div class="line"><a name="l00438"></a><span class="lineno"> 438</span> <span class="preprocessor">#define SI443X_SYNC_LENGTH_SYNC_32 0b00000010 // 2 1 sync 3 and 2 (default)</span></div>
|
|
<div class="line"><a name="l00439"></a><span class="lineno"> 439</span> <span class="preprocessor">#define SI443X_SYNC_LENGTH_SYNC_321 0b00000100 // 2 1 sync 3, 2 and 1</span></div>
|
|
<div class="line"><a name="l00440"></a><span class="lineno"> 440</span> <span class="preprocessor">#define SI443X_SYNC_LENGTH_SYNC_3210 0b00000110 // 2 1 sync 3, 2, 1 and 0</span></div>
|
|
<div class="line"><a name="l00441"></a><span class="lineno"> 441</span> <span class="preprocessor">#define SI443X_PREAMBLE_LENGTH_MSB 0b00000000 // 0 0 preamble length MSB</span></div>
|
|
<div class="line"><a name="l00442"></a><span class="lineno"> 442</span>  </div>
|
|
<div class="line"><a name="l00443"></a><span class="lineno"> 443</span> <span class="comment">// SI443X_REG_PREAMBLE_LENGTH</span></div>
|
|
<div class="line"><a name="l00444"></a><span class="lineno"> 444</span> <span class="preprocessor">#define SI443X_PREAMBLE_LENGTH_LSB 0b00001000 // 0 0 preamble length LSB, defaults to 32 bits</span></div>
|
|
<div class="line"><a name="l00445"></a><span class="lineno"> 445</span>  </div>
|
|
<div class="line"><a name="l00446"></a><span class="lineno"> 446</span> <span class="comment">// SI443X_REG_PREAMBLE_DET_CONTROL</span></div>
|
|
<div class="line"><a name="l00447"></a><span class="lineno"> 447</span> <span class="preprocessor">#define SI443X_PREAMBLE_DET_THRESHOLD 0b00101000 // 7 3 number of 4-bit nibbles in valid preamble, defaults to 20 bits</span></div>
|
|
<div class="line"><a name="l00448"></a><span class="lineno"> 448</span> <span class="preprocessor">#define SI443X_RSSI_OFFSET 0b00000010 // 2 0 RSSI calculation offset, defaults to +8 dB</span></div>
|
|
<div class="line"><a name="l00449"></a><span class="lineno"> 449</span>  </div>
|
|
<div class="line"><a name="l00450"></a><span class="lineno"> 450</span> <span class="comment">// SI443X_REG_SYNC_WORD_3 - SI443X_REG_SYNC_WORD_0</span></div>
|
|
<div class="line"><a name="l00451"></a><span class="lineno"> 451</span> <span class="preprocessor">#define SI443X_SYNC_WORD_3 0x2D // 7 0 sync word: 4th byte (MSB)</span></div>
|
|
<div class="line"><a name="l00452"></a><span class="lineno"> 452</span> <span class="preprocessor">#define SI443X_SYNC_WORD_2 0xD4 // 7 0 3rd byte</span></div>
|
|
<div class="line"><a name="l00453"></a><span class="lineno"> 453</span> <span class="preprocessor">#define SI443X_SYNC_WORD_1 0x00 // 7 0 2nd byte</span></div>
|
|
<div class="line"><a name="l00454"></a><span class="lineno"> 454</span> <span class="preprocessor">#define SI443X_SYNC_WORD_0 0x00 // 7 0 1st byte (LSB)</span></div>
|
|
<div class="line"><a name="l00455"></a><span class="lineno"> 455</span>  </div>
|
|
<div class="line"><a name="l00456"></a><span class="lineno"> 456</span> <span class="comment">// SI443X_REG_CHANNEL_FILTER_COEFF</span></div>
|
|
<div class="line"><a name="l00457"></a><span class="lineno"> 457</span> <span class="preprocessor">#define SI443X_INVALID_PREAMBLE_THRESHOLD 0b00000000 // 7 4 invalid preamble threshold in nibbles</span></div>
|
|
<div class="line"><a name="l00458"></a><span class="lineno"> 458</span>  </div>
|
|
<div class="line"><a name="l00459"></a><span class="lineno"> 459</span> <span class="comment">// SI443X_REG_XOSC_CONTROL_TEST</span></div>
|
|
<div class="line"><a name="l00460"></a><span class="lineno"> 460</span> <span class="preprocessor">#define SI443X_STATE_LOW_POWER 0b00000000 // 7 5 chip power state: low power</span></div>
|
|
<div class="line"><a name="l00461"></a><span class="lineno"> 461</span> <span class="preprocessor">#define SI443X_STATE_READY 0b00100000 // 7 5 ready</span></div>
|
|
<div class="line"><a name="l00462"></a><span class="lineno"> 462</span> <span class="preprocessor">#define SI443X_STATE_TUNE 0b01100000 // 7 5 tune</span></div>
|
|
<div class="line"><a name="l00463"></a><span class="lineno"> 463</span> <span class="preprocessor">#define SI443X_STATE_TX 0b01000000 // 7 5 Tx</span></div>
|
|
<div class="line"><a name="l00464"></a><span class="lineno"> 464</span> <span class="preprocessor">#define SI443X_STATE_RX 0b11100000 // 7 5 Rx</span></div>
|
|
<div class="line"><a name="l00465"></a><span class="lineno"> 465</span>  </div>
|
|
<div class="line"><a name="l00466"></a><span class="lineno"> 466</span> <span class="comment">// SI443X_REG_AGC_OVERRIDE_1</span></div>
|
|
<div class="line"><a name="l00467"></a><span class="lineno"> 467</span> <span class="preprocessor">#define SI443X_AGC_GAIN_INCREASE_OFF 0b00000000 // 6 6 AGC gain increase override: disabled (default)</span></div>
|
|
<div class="line"><a name="l00468"></a><span class="lineno"> 468</span> <span class="preprocessor">#define SI443X_AGC_GAIN_INCREASE_ON 0b01000000 // 6 6 enabled</span></div>
|
|
<div class="line"><a name="l00469"></a><span class="lineno"> 469</span> <span class="preprocessor">#define SI443X_AGC_OFF 0b00000000 // 5 5 AGC loop: disabled</span></div>
|
|
<div class="line"><a name="l00470"></a><span class="lineno"> 470</span> <span class="preprocessor">#define SI443X_AGC_ON 0b00100000 // 5 5 enabled (default)</span></div>
|
|
<div class="line"><a name="l00471"></a><span class="lineno"> 471</span> <span class="preprocessor">#define SI443X_LNA_GAIN_MIN 0b00000000 // 4 4 LNA gain select: 5 dB (default)</span></div>
|
|
<div class="line"><a name="l00472"></a><span class="lineno"> 472</span> <span class="preprocessor">#define SI443X_LNA_GAIN_MAX 0b00010000 // 4 4 25 dB</span></div>
|
|
<div class="line"><a name="l00473"></a><span class="lineno"> 473</span> <span class="preprocessor">#define SI443X_PGA_GAIN_OVERRIDE 0b00000000 // 3 0 PGA gain override, gain = SI443X_PGA_GAIN_OVERRIDE * 3 dB</span></div>
|
|
<div class="line"><a name="l00474"></a><span class="lineno"> 474</span>  </div>
|
|
<div class="line"><a name="l00475"></a><span class="lineno"> 475</span> <span class="comment">// SI443X_REG_TX_POWER</span></div>
|
|
<div class="line"><a name="l00476"></a><span class="lineno"> 476</span> <span class="preprocessor">#define SI443X_LNA_SWITCH_OFF 0b00000000 // 3 3 LNA switch control: disabled</span></div>
|
|
<div class="line"><a name="l00477"></a><span class="lineno"> 477</span> <span class="preprocessor">#define SI443X_LNA_SWITCH_ON 0b00001000 // 3 3 enabled (default)</span></div>
|
|
<div class="line"><a name="l00478"></a><span class="lineno"> 478</span> <span class="preprocessor">#define SI443X_OUTPUT_POWER 0b00000000 // 2 0 output power in 3 dB steps, 0 is chip min, 7 is chip max</span></div>
|
|
<div class="line"><a name="l00479"></a><span class="lineno"> 479</span>  </div>
|
|
<div class="line"><a name="l00480"></a><span class="lineno"> 480</span> <span class="comment">// SI443X_REG_TX_DATA_RATE_1 + SI443X_REG_TX_DATA_RATE_0</span></div>
|
|
<div class="line"><a name="l00481"></a><span class="lineno"> 481</span> <span class="preprocessor">#define SI443X_DATA_RATE_MSB 0x0A // 7 0 data rate: DR = 10^6 * (SI443X_DATA_RATE / 2^16) in high data rate mode or</span></div>
|
|
<div class="line"><a name="l00482"></a><span class="lineno"> 482</span> <span class="preprocessor">#define SI443X_DATA_RATE_LSB 0x3D // 7 0 DR = 10^6 * (SI443X_DATA_RATE / 2^21) in low data rate mode (defaults to 40 kbps)</span></div>
|
|
<div class="line"><a name="l00483"></a><span class="lineno"> 483</span>  </div>
|
|
<div class="line"><a name="l00484"></a><span class="lineno"> 484</span> <span class="comment">// SI443X_REG_MODULATION_MODE_CONTROL_1</span></div>
|
|
<div class="line"><a name="l00485"></a><span class="lineno"> 485</span> <span class="preprocessor">#define SI443X_HIGH_DATA_RATE_MODE 0b00000000 // 5 5 data rate: above 30 kbps (default)</span></div>
|
|
<div class="line"><a name="l00486"></a><span class="lineno"> 486</span> <span class="preprocessor">#define SI443X_LOW_DATA_RATE_MODE 0b00100000 // 5 5 below 30 kbps</span></div>
|
|
<div class="line"><a name="l00487"></a><span class="lineno"> 487</span> <span class="preprocessor">#define SI443X_PACKET_HANDLER_POWER_DOWN_OFF 0b00000000 // 4 4 power off packet handler in low power mode: disabled (default)</span></div>
|
|
<div class="line"><a name="l00488"></a><span class="lineno"> 488</span> <span class="preprocessor">#define SI443X_PACKET_HANDLER_POWER_DOWN_ON 0b00010000 // 4 4 enabled</span></div>
|
|
<div class="line"><a name="l00489"></a><span class="lineno"> 489</span> <span class="preprocessor">#define SI443X_MANCHESTER_PREAMBLE_POL_LOW 0b00000000 // 3 3 preamble polarity in Manchester mode: low</span></div>
|
|
<div class="line"><a name="l00490"></a><span class="lineno"> 490</span> <span class="preprocessor">#define SI443X_MANCHESTER_PREAMBLE_POL_HIGH 0b00001000 // 3 3 high (default)</span></div>
|
|
<div class="line"><a name="l00491"></a><span class="lineno"> 491</span> <span class="preprocessor">#define SI443X_MANCHESTER_INVERTED_OFF 0b00000000 // 2 2 inverted Manchester encoding: disabled</span></div>
|
|
<div class="line"><a name="l00492"></a><span class="lineno"> 492</span> <span class="preprocessor">#define SI443X_MANCHESTER_INVERTED_ON 0b00000100 // 2 2 enabled (default)</span></div>
|
|
<div class="line"><a name="l00493"></a><span class="lineno"> 493</span> <span class="preprocessor">#define SI443X_MANCHESTER_OFF 0b00000000 // 1 1 Manchester encoding: disabled (default)</span></div>
|
|
<div class="line"><a name="l00494"></a><span class="lineno"> 494</span> <span class="preprocessor">#define SI443X_MANCHESTER_ON 0b00000010 // 1 1 enabled</span></div>
|
|
<div class="line"><a name="l00495"></a><span class="lineno"> 495</span> <span class="preprocessor">#define SI443X_WHITENING_OFF 0b00000000 // 0 0 data whitening: disabled (default)</span></div>
|
|
<div class="line"><a name="l00496"></a><span class="lineno"> 496</span> <span class="preprocessor">#define SI443X_WHITENING_ON 0b00000001 // 0 0 enabled</span></div>
|
|
<div class="line"><a name="l00497"></a><span class="lineno"> 497</span>  </div>
|
|
<div class="line"><a name="l00498"></a><span class="lineno"> 498</span> <span class="comment">// SI443X_REG_MODULATION_MODE_CONTROL_2</span></div>
|
|
<div class="line"><a name="l00499"></a><span class="lineno"> 499</span> <span class="preprocessor">#define SI443X_TX_DATA_CLOCK_NONE 0b00000000 // 7 6 Tx data clock: disabled (default)</span></div>
|
|
<div class="line"><a name="l00500"></a><span class="lineno"> 500</span> <span class="preprocessor">#define SI443X_TX_DATA_CLOCK_GPIO 0b01000000 // 7 6 GPIO pin</span></div>
|
|
<div class="line"><a name="l00501"></a><span class="lineno"> 501</span> <span class="preprocessor">#define SI443X_TX_DATA_CLOCK_SDI 0b10000000 // 7 6 SDI pin</span></div>
|
|
<div class="line"><a name="l00502"></a><span class="lineno"> 502</span> <span class="preprocessor">#define SI443X_TX_DATA_CLOCK_NIRQ 0b11000000 // 7 6 nIRQ pin</span></div>
|
|
<div class="line"><a name="l00503"></a><span class="lineno"> 503</span> <span class="preprocessor">#define SI443X_TX_DATA_SOURCE_GPIO 0b00000000 // 5 4 Tx data source in direct mode: GPIO pin (default)</span></div>
|
|
<div class="line"><a name="l00504"></a><span class="lineno"> 504</span> <span class="preprocessor">#define SI443X_TX_DATA_SOURCE_SDI 0b00010000 // 5 4 SDI pin</span></div>
|
|
<div class="line"><a name="l00505"></a><span class="lineno"> 505</span> <span class="preprocessor">#define SI443X_TX_DATA_SOURCE_FIFO 0b00100000 // 5 4 FIFO</span></div>
|
|
<div class="line"><a name="l00506"></a><span class="lineno"> 506</span> <span class="preprocessor">#define SI443X_TX_DATA_SOURCE_PN9 0b00110000 // 5 4 PN9 internal</span></div>
|
|
<div class="line"><a name="l00507"></a><span class="lineno"> 507</span> <span class="preprocessor">#define SI443X_TX_RX_INVERTED_OFF 0b00000000 // 3 3 Tx/Rx data inverted: disabled (default)</span></div>
|
|
<div class="line"><a name="l00508"></a><span class="lineno"> 508</span> <span class="preprocessor">#define SI443X_TX_RX_INVERTED_ON 0b00001000 // 3 3 enabled</span></div>
|
|
<div class="line"><a name="l00509"></a><span class="lineno"> 509</span> <span class="preprocessor">#define SI443X_FREQUENCY_DEVIATION_MSB 0b00000000 // 2 2 frequency deviation MSB</span></div>
|
|
<div class="line"><a name="l00510"></a><span class="lineno"> 510</span> <span class="preprocessor">#define SI443X_MODULATION_NONE 0b00000000 // 1 0 modulation type: unmodulated carrier (default)</span></div>
|
|
<div class="line"><a name="l00511"></a><span class="lineno"> 511</span> <span class="preprocessor">#define SI443X_MODULATION_OOK 0b00000001 // 1 0 OOK</span></div>
|
|
<div class="line"><a name="l00512"></a><span class="lineno"> 512</span> <span class="preprocessor">#define SI443X_MODULATION_FSK 0b00000010 // 1 0 FSK</span></div>
|
|
<div class="line"><a name="l00513"></a><span class="lineno"> 513</span> <span class="preprocessor">#define SI443X_MODULATION_GFSK 0b00000011 // 1 0 GFSK</span></div>
|
|
<div class="line"><a name="l00514"></a><span class="lineno"> 514</span>  </div>
|
|
<div class="line"><a name="l00515"></a><span class="lineno"> 515</span> <span class="comment">// SI443X_REG_FREQUENCY_DEVIATION</span></div>
|
|
<div class="line"><a name="l00516"></a><span class="lineno"> 516</span> <span class="preprocessor">#define SI443X_FREQUENCY_DEVIATION_LSB 0b00100000 // 7 0 frequency deviation LSB, Fd = 625 Hz * SI443X_FREQUENCY_DEVIATION, defaults to 20 kHz</span></div>
|
|
<div class="line"><a name="l00517"></a><span class="lineno"> 517</span>  </div>
|
|
<div class="line"><a name="l00518"></a><span class="lineno"> 518</span> <span class="comment">// SI443X_REG_FREQUENCY_OFFSET_1 + SI443X_REG_FREQUENCY_OFFSET_2</span></div>
|
|
<div class="line"><a name="l00519"></a><span class="lineno"> 519</span> <span class="preprocessor">#define SI443X_FREQUENCY_OFFSET_MSB 0x00 // 7 0 frequency offset:</span></div>
|
|
<div class="line"><a name="l00520"></a><span class="lineno"> 520</span> <span class="preprocessor">#define SI443X_FREQUENCY_OFFSET_LSB 0x00 // 1 0 Foff = 156.25 Hz * (SI443X_BAND_SELECT + 1) * SI443X_FREQUENCY_OFFSET, defaults to 156.25 Hz</span></div>
|
|
<div class="line"><a name="l00521"></a><span class="lineno"> 521</span>  </div>
|
|
<div class="line"><a name="l00522"></a><span class="lineno"> 522</span> <span class="comment">// SI443X_REG_FREQUENCY_BAND_SELECT</span></div>
|
|
<div class="line"><a name="l00523"></a><span class="lineno"> 523</span> <span class="preprocessor">#define SI443X_SIDE_BAND_SELECT_LOW 0b00000000 // 6 6 Rx LO tuning: below channel frequency (default)</span></div>
|
|
<div class="line"><a name="l00524"></a><span class="lineno"> 524</span> <span class="preprocessor">#define SI443X_SIDE_BAND_SELECT_HIGH 0b01000000 // 6 6 above channel frequency</span></div>
|
|
<div class="line"><a name="l00525"></a><span class="lineno"> 525</span> <span class="preprocessor">#define SI443X_BAND_SELECT_LOW 0b00000000 // 5 5 band select: low, 240 - 479.9 MHz</span></div>
|
|
<div class="line"><a name="l00526"></a><span class="lineno"> 526</span> <span class="preprocessor">#define SI443X_BAND_SELECT_HIGH 0b00100000 // 5 5 high, 480 - 960 MHz (default)</span></div>
|
|
<div class="line"><a name="l00527"></a><span class="lineno"> 527</span> <span class="preprocessor">#define SI443X_FREQUENCY_BAND_SELECT 0b00010101 // 4 0 frequency band select</span></div>
|
|
<div class="line"><a name="l00528"></a><span class="lineno"> 528</span>  </div>
|
|
<div class="line"><a name="l00529"></a><span class="lineno"> 529</span> <span class="comment">// SI443X_REG_NOM_CARRIER_FREQUENCY_1 + SI443X_REG_NOM_CARRIER_FREQUENCY_0</span></div>
|
|
<div class="line"><a name="l00530"></a><span class="lineno"> 530</span> <span class="preprocessor">#define SI443X_NOM_CARRIER_FREQUENCY_MSB 0b10111011 // 7 0 nominal carrier frequency:</span></div>
|
|
<div class="line"><a name="l00531"></a><span class="lineno"> 531</span> <span class="preprocessor">#define SI443X_NOM_CARRIER_FREQUENCY_LSB 0b10000000 // 7 0 Fc = (SI443X_BAND_SELECT + 1)*10*(SI443X_FREQUENCY_BAND_SELECT + 24) + (SI443X_NOM_CARRIER_FREQUENCY - SI443X_FREQUENCY_OFFSET)/6400 [MHz]</span></div>
|
|
<div class="line"><a name="l00532"></a><span class="lineno"> 532</span>  </div>
|
|
<div class="line"><a name="l00533"></a><span class="lineno"> 533</span> <span class="comment">// SI443X_REG_FREQUENCY_HOPPING_CHANNEL_SEL</span></div>
|
|
<div class="line"><a name="l00534"></a><span class="lineno"> 534</span> <span class="preprocessor">#define SI443X_FREQUENCY_HOPPING_CHANNEL 0x00 // 7 0 frequency hopping channel number</span></div>
|
|
<div class="line"><a name="l00535"></a><span class="lineno"> 535</span>  </div>
|
|
<div class="line"><a name="l00536"></a><span class="lineno"> 536</span> <span class="comment">// SI443X_REG_FREQUENCY_HOPPING_STEP_SIZE</span></div>
|
|
<div class="line"><a name="l00537"></a><span class="lineno"> 537</span> <span class="preprocessor">#define SI443X_FREQUENCY_HOPPING_STEP_SIZE 0x00 // 7 0 frequency hopping step size</span></div>
|
|
<div class="line"><a name="l00538"></a><span class="lineno"> 538</span>  </div>
|
|
<div class="line"><a name="l00539"></a><span class="lineno"> 539</span> <span class="comment">// SI443X_REG_TX_FIFO_CONTROL_1</span></div>
|
|
<div class="line"><a name="l00540"></a><span class="lineno"> 540</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_FULL_THRESHOLD 0x37 // 5 0 Tx FIFO almost full threshold</span></div>
|
|
<div class="line"><a name="l00541"></a><span class="lineno"> 541</span>  </div>
|
|
<div class="line"><a name="l00542"></a><span class="lineno"> 542</span> <span class="comment">// SI443X_REG_TX_FIFO_CONTROL_2</span></div>
|
|
<div class="line"><a name="l00543"></a><span class="lineno"> 543</span> <span class="preprocessor">#define SI443X_TX_FIFO_ALMOST_EMPTY_THRESHOLD 0x04 // 5 0 Tx FIFO almost full threshold</span></div>
|
|
<div class="line"><a name="l00544"></a><span class="lineno"> 544</span>  </div>
|
|
<div class="line"><a name="l00545"></a><span class="lineno"> 545</span> <span class="comment">// SI443X_REG_RX_FIFO_CONTROL</span></div>
|
|
<div class="line"><a name="l00546"></a><span class="lineno"> 546</span> <span class="preprocessor">#define SI443X_RX_FIFO_ALMOST_FULL_THRESHOLD 0x37 // 5 0 Rx FIFO almost full threshold</span></div>
|
|
<div class="line"><a name="l00547"></a><span class="lineno"> 547</span>  </div>
|
|
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="class_si443x.html"> 554</a></span> <span class="keyword">class </span><a class="code" href="class_si443x.html">Si443x</a>: <span class="keyword">public</span> <a class="code" href="class_physical_layer.html">PhysicalLayer</a> {</div>
|
|
<div class="line"><a name="l00555"></a><span class="lineno"> 555</span>  <span class="keyword">public</span>:</div>
|
|
<div class="line"><a name="l00556"></a><span class="lineno"> 556</span>  <span class="comment">// introduce PhysicalLayer overloads</span></div>
|
|
<div class="line"><a name="l00557"></a><span class="lineno"> 557</span>  <span class="keyword">using</span> <a class="code" href="class_physical_layer.html#ab139a34e03a6fd5a781cd54da21d308f">PhysicalLayer::transmit</a>;</div>
|
|
<div class="line"><a name="l00558"></a><span class="lineno"> 558</span>  <span class="keyword">using</span> <a class="code" href="class_physical_layer.html#afb1b090348d9091bfa3a0b5ba3d85b36">PhysicalLayer::receive</a>;</div>
|
|
<div class="line"><a name="l00559"></a><span class="lineno"> 559</span>  <span class="keyword">using</span> <a class="code" href="class_physical_layer.html#af068e6e862c99e39d0261a7971dd56db">PhysicalLayer::startTransmit</a>;</div>
|
|
<div class="line"><a name="l00560"></a><span class="lineno"> 560</span>  <span class="keyword">using</span> <a class="code" href="class_physical_layer.html#ae8eed0e888a7c8742e89d2b850977de2">PhysicalLayer::readData</a>;</div>
|
|
<div class="line"><a name="l00561"></a><span class="lineno"> 561</span>  </div>
|
|
<div class="line"><a name="l00562"></a><span class="lineno"> 562</span>  <span class="comment">// constructor</span></div>
|
|
<div class="line"><a name="l00563"></a><span class="lineno"> 563</span>  </div>
|
|
<div class="line"><a name="l00569"></a><span class="lineno"> 569</span>  <a class="code" href="class_si443x.html#ae7cfff2efebfa01c8a50a5cbbe8775b9">Si443x</a>(<a class="code" href="class_module.html">Module</a>* mod);</div>
|
|
<div class="line"><a name="l00570"></a><span class="lineno"> 570</span>  </div>
|
|
<div class="line"><a name="l00571"></a><span class="lineno"> 571</span>  <span class="comment">// basic methods</span></div>
|
|
<div class="line"><a name="l00572"></a><span class="lineno"> 572</span>  </div>
|
|
<div class="line"><a name="l00586"></a><span class="lineno"> 586</span>  int16_t <a class="code" href="class_si443x.html#a453eda5436dc4dfe0dad676dc3977752">begin</a>(<span class="keywordtype">float</span> br, <span class="keywordtype">float</span> freqDev, <span class="keywordtype">float</span> rxBw, uint8_t preambleLen);</div>
|
|
<div class="line"><a name="l00587"></a><span class="lineno"> 587</span>  </div>
|
|
<div class="line"><a name="l00591"></a><span class="lineno"> 591</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#ae782ee06e2c463c24f22f5d4c3dd8d97">reset</a>();</div>
|
|
<div class="line"><a name="l00592"></a><span class="lineno"> 592</span>  </div>
|
|
<div class="line"><a name="l00605"></a><span class="lineno"> 605</span>  int16_t <a class="code" href="class_si443x.html#a782748025e19ec6e597293afb6570bff">transmit</a>(uint8_t* data, <span class="keywordtype">size_t</span> len, uint8_t addr = 0) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00606"></a><span class="lineno"> 606</span>  </div>
|
|
<div class="line"><a name="l00617"></a><span class="lineno"> 617</span>  int16_t <a class="code" href="class_si443x.html#aabca3ba8eda212938febab1df2e764b4">receive</a>(uint8_t* data, <span class="keywordtype">size_t</span> len) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00618"></a><span class="lineno"> 618</span>  </div>
|
|
<div class="line"><a name="l00625"></a><span class="lineno"> 625</span>  int16_t <a class="code" href="class_si443x.html#ada90718aeb67d7f0e9899da534de9695">sleep</a>();</div>
|
|
<div class="line"><a name="l00626"></a><span class="lineno"> 626</span>  </div>
|
|
<div class="line"><a name="l00632"></a><span class="lineno"> 632</span>  int16_t <a class="code" href="class_si443x.html#ac45d2776df3ff338db154ead143fb7b8">standby</a>() <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00633"></a><span class="lineno"> 633</span>  </div>
|
|
<div class="line"><a name="l00641"></a><span class="lineno"> 641</span>  int16_t <a class="code" href="class_si443x.html#a5a86a2032c4b876c1c8e4a7cf4730c99">transmitDirect</a>(uint32_t frf = 0) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00642"></a><span class="lineno"> 642</span>  </div>
|
|
<div class="line"><a name="l00648"></a><span class="lineno"> 648</span>  int16_t <a class="code" href="class_si443x.html#a178b471527813a608c04db7d3c9648d6">receiveDirect</a>() <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00649"></a><span class="lineno"> 649</span>  </div>
|
|
<div class="line"><a name="l00655"></a><span class="lineno"> 655</span>  int16_t <a class="code" href="class_si443x.html#a616eb24c4b11c5d39caaade160be8092">packetMode</a>();</div>
|
|
<div class="line"><a name="l00656"></a><span class="lineno"> 656</span>  </div>
|
|
<div class="line"><a name="l00657"></a><span class="lineno"> 657</span>  <span class="comment">// interrupt methods</span></div>
|
|
<div class="line"><a name="l00658"></a><span class="lineno"> 658</span>  </div>
|
|
<div class="line"><a name="l00664"></a><span class="lineno"> 664</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#a801b51059e61f93d4e01ae6ba8eb0726">setIrqAction</a>(<span class="keywordtype">void</span> (*func)(<span class="keywordtype">void</span>));</div>
|
|
<div class="line"><a name="l00665"></a><span class="lineno"> 665</span>  </div>
|
|
<div class="line"><a name="l00669"></a><span class="lineno"> 669</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#a8d019f58551346c3f3bd8b72d2486109">clearIrqAction</a>();</div>
|
|
<div class="line"><a name="l00670"></a><span class="lineno"> 670</span>  </div>
|
|
<div class="line"><a name="l00682"></a><span class="lineno"> 682</span>  int16_t <a class="code" href="class_si443x.html#a402b4f5f11ba79e9cd4fb6ac0bfd9314">startTransmit</a>(uint8_t* data, <span class="keywordtype">size_t</span> len, uint8_t addr = 0) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00683"></a><span class="lineno"> 683</span>  </div>
|
|
<div class="line"><a name="l00689"></a><span class="lineno"> 689</span>  int16_t <a class="code" href="class_si443x.html#a10f886fc534a85bbf8c1aeb9b5ffe4f2">startReceive</a>();</div>
|
|
<div class="line"><a name="l00690"></a><span class="lineno"> 690</span>  </div>
|
|
<div class="line"><a name="l00700"></a><span class="lineno"> 700</span>  int16_t <a class="code" href="class_si443x.html#ad00ff8b58c68118ad74fee82028aa71e">readData</a>(uint8_t* data, <span class="keywordtype">size_t</span> len) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00701"></a><span class="lineno"> 701</span>  </div>
|
|
<div class="line"><a name="l00702"></a><span class="lineno"> 702</span>  <span class="comment">// configuration methods</span></div>
|
|
<div class="line"><a name="l00703"></a><span class="lineno"> 703</span>  </div>
|
|
<div class="line"><a name="l00711"></a><span class="lineno"> 711</span>  int16_t <a class="code" href="class_si443x.html#ad43575e731dd7e66d5ad9e6dccd27170">setBitRate</a>(<span class="keywordtype">float</span> br);</div>
|
|
<div class="line"><a name="l00712"></a><span class="lineno"> 712</span>  </div>
|
|
<div class="line"><a name="l00720"></a><span class="lineno"> 720</span>  int16_t <a class="code" href="class_si443x.html#a7c4e6caa95e5622f6f515ba0339a1c66">setFrequencyDeviation</a>(<span class="keywordtype">float</span> freqDev) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00721"></a><span class="lineno"> 721</span>  </div>
|
|
<div class="line"><a name="l00729"></a><span class="lineno"> 729</span>  int16_t <a class="code" href="class_si443x.html#a51e6b7c677e82042224798114f311175">setRxBandwidth</a>(<span class="keywordtype">float</span> rxBw);</div>
|
|
<div class="line"><a name="l00730"></a><span class="lineno"> 730</span>  </div>
|
|
<div class="line"><a name="l00738"></a><span class="lineno"> 738</span>  int16_t <a class="code" href="class_si443x.html#a4ed0da298c2418db4a88a19ef8938e0a">setSyncWord</a>(uint8_t* syncWord, <span class="keywordtype">size_t</span> len);</div>
|
|
<div class="line"><a name="l00739"></a><span class="lineno"> 739</span>  </div>
|
|
<div class="line"><a name="l00747"></a><span class="lineno"> 747</span>  int16_t <a class="code" href="class_si443x.html#a4821a6141caf16141074615c976ecd91">setPreambleLength</a>(uint8_t preambleLen);</div>
|
|
<div class="line"><a name="l00748"></a><span class="lineno"> 748</span>  </div>
|
|
<div class="line"><a name="l00756"></a><span class="lineno"> 756</span>  <span class="keywordtype">size_t</span> <a class="code" href="class_si443x.html#a2d944669dc69ccd47f9e6c360f2ffd10">getPacketLength</a>(<span class="keywordtype">bool</span> update = <span class="keyword">true</span>) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00757"></a><span class="lineno"> 757</span>  </div>
|
|
<div class="line"><a name="l00766"></a><span class="lineno"> 766</span>  int16_t <a class="code" href="class_si443x.html#a1382fc3b68f447e381613e6670747128">setEncoding</a>(uint8_t encoding) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00767"></a><span class="lineno"> 767</span>  </div>
|
|
<div class="line"><a name="l00776"></a><span class="lineno"> 776</span>  int16_t <a class="code" href="class_si443x.html#ade08c79074c7e4414d34eefa25cee168">setDataShaping</a>(uint8_t sh) <span class="keyword">override</span>;</div>
|
|
<div class="line"><a name="l00777"></a><span class="lineno"> 777</span>  </div>
|
|
<div class="line"><a name="l00786"></a><span class="lineno"> 786</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#ae365087803b88b29932b5c793edff1d4">setRfSwitchPins</a>(RADIOLIB_PIN_TYPE rxEn, RADIOLIB_PIN_TYPE txEn);</div>
|
|
<div class="line"><a name="l00787"></a><span class="lineno"> 787</span>  </div>
|
|
<div class="line"><a name="l00793"></a><span class="lineno"> 793</span>  uint8_t <a class="code" href="class_si443x.html#ad371b44fc0c4ddd3ed39e2595e85b5df">random</a>();</div>
|
|
<div class="line"><a name="l00794"></a><span class="lineno"> 794</span>  </div>
|
|
<div class="line"><a name="l00800"></a><span class="lineno"> 800</span>  int16_t <a class="code" href="class_si443x.html#a55252bda74e8c67636a8c1fa0e9f58d3">getChipVersion</a>();</div>
|
|
<div class="line"><a name="l00801"></a><span class="lineno"> 801</span>  </div>
|
|
<div class="line"><a name="l00807"></a><span class="lineno"> 807</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#a55fae20e81755c8b014d080741d61913">setDirectAction</a>(<span class="keywordtype">void</span> (*func)(<span class="keywordtype">void</span>));</div>
|
|
<div class="line"><a name="l00808"></a><span class="lineno"> 808</span>  </div>
|
|
<div class="line"><a name="l00814"></a><span class="lineno"> 814</span>  <span class="keywordtype">void</span> <a class="code" href="class_si443x.html#a45d3ffcb312c34a2f6391be6d609d7b7">readBit</a>(RADIOLIB_PIN_TYPE pin);</div>
|
|
<div class="line"><a name="l00815"></a><span class="lineno"> 815</span>  </div>
|
|
<div class="line"><a name="l00816"></a><span class="lineno"> 816</span> <span class="preprocessor">#if !defined(RADIOLIB_GODMODE) && !defined(RADIOLIB_LOW_LEVEL)</span></div>
|
|
<div class="line"><a name="l00817"></a><span class="lineno"> 817</span>  <span class="keyword">protected</span>:</div>
|
|
<div class="line"><a name="l00818"></a><span class="lineno"> 818</span> <span class="preprocessor">#endif</span></div>
|
|
<div class="line"><a name="l00819"></a><span class="lineno"> 819</span>  <a class="code" href="class_module.html">Module</a>* _mod;</div>
|
|
<div class="line"><a name="l00820"></a><span class="lineno"> 820</span>  </div>
|
|
<div class="line"><a name="l00821"></a><span class="lineno"> 821</span> <span class="preprocessor">#if !defined(RADIOLIB_GODMODE)</span></div>
|
|
<div class="line"><a name="l00822"></a><span class="lineno"> 822</span>  <span class="keyword">protected</span>:</div>
|
|
<div class="line"><a name="l00823"></a><span class="lineno"> 823</span> <span class="preprocessor">#endif</span></div>
|
|
<div class="line"><a name="l00824"></a><span class="lineno"> 824</span>  </div>
|
|
<div class="line"><a name="l00825"></a><span class="lineno"> 825</span>  <span class="keywordtype">float</span> _br = 0;</div>
|
|
<div class="line"><a name="l00826"></a><span class="lineno"> 826</span>  <span class="keywordtype">float</span> _freqDev = 0;</div>
|
|
<div class="line"><a name="l00827"></a><span class="lineno"> 827</span>  <span class="keywordtype">float</span> _freq = 0;</div>
|
|
<div class="line"><a name="l00828"></a><span class="lineno"> 828</span>  </div>
|
|
<div class="line"><a name="l00829"></a><span class="lineno"> 829</span>  <span class="keywordtype">size_t</span> _packetLength = 0;</div>
|
|
<div class="line"><a name="l00830"></a><span class="lineno"> 830</span>  <span class="keywordtype">bool</span> _packetLengthQueried = <span class="keyword">false</span>;</div>
|
|
<div class="line"><a name="l00831"></a><span class="lineno"> 831</span>  </div>
|
|
<div class="line"><a name="l00832"></a><span class="lineno"> 832</span>  int16_t setFrequencyRaw(<span class="keywordtype">float</span> newFreq);</div>
|
|
<div class="line"><a name="l00833"></a><span class="lineno"> 833</span>  </div>
|
|
<div class="line"><a name="l00834"></a><span class="lineno"> 834</span> <span class="preprocessor">#if !defined(RADIOLIB_GODMODE)</span></div>
|
|
<div class="line"><a name="l00835"></a><span class="lineno"> 835</span>  <span class="keyword">private</span>:</div>
|
|
<div class="line"><a name="l00836"></a><span class="lineno"> 836</span> <span class="preprocessor">#endif</span></div>
|
|
<div class="line"><a name="l00837"></a><span class="lineno"> 837</span>  <span class="keywordtype">bool</span> findChip();</div>
|
|
<div class="line"><a name="l00838"></a><span class="lineno"> 838</span>  <span class="keywordtype">void</span> clearIRQFlags();</div>
|
|
<div class="line"><a name="l00839"></a><span class="lineno"> 839</span>  int16_t config();</div>
|
|
<div class="line"><a name="l00840"></a><span class="lineno"> 840</span>  int16_t updateClockRecovery();</div>
|
|
<div class="line"><a name="l00841"></a><span class="lineno"> 841</span>  int16_t directMode();</div>
|
|
<div class="line"><a name="l00842"></a><span class="lineno"> 842</span> };</div>
|
|
<div class="line"><a name="l00843"></a><span class="lineno"> 843</span>  </div>
|
|
<div class="line"><a name="l00844"></a><span class="lineno"> 844</span> <span class="preprocessor">#endif</span></div>
|
|
<div class="line"><a name="l00845"></a><span class="lineno"> 845</span>  </div>
|
|
<div class="line"><a name="l00846"></a><span class="lineno"> 846</span> <span class="preprocessor">#endif</span></div>
|
|
</div><!-- fragment --></div><!-- contents -->
|
|
</div><!-- doc-content -->
|
|
<div class="ttc" id="aclass_physical_layer_html_ab139a34e03a6fd5a781cd54da21d308f"><div class="ttname"><a href="class_physical_layer.html#ab139a34e03a6fd5a781cd54da21d308f">PhysicalLayer::transmit</a></div><div class="ttdeci">int16_t transmit(__FlashStringHelper *fstr, uint8_t addr=0)</div><div class="ttdoc">Arduino Flash String transmit method.</div><div class="ttdef"><b>Definition:</b> PhysicalLayer.cpp:10</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a178b471527813a608c04db7d3c9648d6"><div class="ttname"><a href="class_si443x.html#a178b471527813a608c04db7d3c9648d6">Si443x::receiveDirect</a></div><div class="ttdeci">int16_t receiveDirect() override</div><div class="ttdoc">Enables direct reception mode. While in direct mode, the module will not be able to transmit or recei...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:189</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ac45d2776df3ff338db154ead143fb7b8"><div class="ttname"><a href="class_si443x.html#ac45d2776df3ff338db154ead143fb7b8">Si443x::standby</a></div><div class="ttdeci">int16_t standby() override</div><div class="ttdoc">Sets the module to standby.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:139</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ad43575e731dd7e66d5ad9e6dccd27170"><div class="ttname"><a href="class_si443x.html#ad43575e731dd7e66d5ad9e6dccd27170">Si443x::setBitRate</a></div><div class="ttdeci">int16_t setBitRate(float br)</div><div class="ttdoc">Sets FSK bit rate. Allowed values range from 0.123 to 256.0 kbps.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:305</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a4821a6141caf16141074615c976ecd91"><div class="ttname"><a href="class_si443x.html#a4821a6141caf16141074615c976ecd91">Si443x::setPreambleLength</a></div><div class="ttdeci">int16_t setPreambleLength(uint8_t preambleLen)</div><div class="ttdoc">Sets preamble length.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:483</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a616eb24c4b11c5d39caaade160be8092"><div class="ttname"><a href="class_si443x.html#a616eb24c4b11c5d39caaade160be8092">Si443x::packetMode</a></div><div class="ttdeci">int16_t packetMode()</div><div class="ttdoc">Disables direct mode and enables packet mode, allowing the module to receive packets.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:202</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a51e6b7c677e82042224798114f311175"><div class="ttname"><a href="class_si443x.html#a51e6b7c677e82042224798114f311175">Si443x::setRxBandwidth</a></div><div class="ttdeci">int16_t setRxBandwidth(float rxBw)</div><div class="ttdoc">Sets receiver bandwidth. Allowed values range from 2.6 to 620.7 kHz.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:359</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a453eda5436dc4dfe0dad676dc3977752"><div class="ttname"><a href="class_si443x.html#a453eda5436dc4dfe0dad676dc3977752">Si443x::begin</a></div><div class="ttdeci">int16_t begin(float br, float freqDev, float rxBw, uint8_t preambleLen)</div><div class="ttdoc">Initialization method.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:8</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a55252bda74e8c67636a8c1fa0e9f58d3"><div class="ttname"><a href="class_si443x.html#a55252bda74e8c67636a8c1fa0e9f58d3">Si443x::getChipVersion</a></div><div class="ttdeci">int16_t getChipVersion()</div><div class="ttdoc">Read version SPI register. Should return SI443X_DEVICE_VERSION (0x06) if Si443x is connected and work...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:570</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a801b51059e61f93d4e01ae6ba8eb0726"><div class="ttname"><a href="class_si443x.html#a801b51059e61f93d4e01ae6ba8eb0726">Si443x::setIrqAction</a></div><div class="ttdeci">void setIrqAction(void(*func)(void))</div><div class="ttdoc">Sets interrupt service routine to call when IRQ activates.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:206</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ada90718aeb67d7f0e9899da534de9695"><div class="ttname"><a href="class_si443x.html#ada90718aeb67d7f0e9899da534de9695">Si443x::sleep</a></div><div class="ttdeci">int16_t sleep()</div><div class="ttdoc">Sets the module to sleep to save power. Module will not be able to transmit or receive any data while...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:123</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ad00ff8b58c68118ad74fee82028aa71e"><div class="ttname"><a href="class_si443x.html#ad00ff8b58c68118ad74fee82028aa71e">Si443x::readData</a></div><div class="ttdeci">int16_t readData(uint8_t *data, size_t len) override</div><div class="ttdoc">Reads data that was received after calling startReceive method. This method reads len characters.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:279</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ad371b44fc0c4ddd3ed39e2595e85b5df"><div class="ttname"><a href="class_si443x.html#ad371b44fc0c4ddd3ed39e2595e85b5df">Si443x::random</a></div><div class="ttdeci">uint8_t random()</div><div class="ttdoc">Get one truly random byte from RSSI noise.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:551</div></div>
|
|
<div class="ttc" id="aclass_physical_layer_html_ae8eed0e888a7c8742e89d2b850977de2"><div class="ttname"><a href="class_physical_layer.html#ae8eed0e888a7c8742e89d2b850977de2">PhysicalLayer::readData</a></div><div class="ttdeci">int16_t readData(String &str, size_t len=0)</div><div class="ttdoc">Reads data that was received after calling startReceive method.</div><div class="ttdef"><b>Definition:</b> PhysicalLayer.cpp:59</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a8d019f58551346c3f3bd8b72d2486109"><div class="ttname"><a href="class_si443x.html#a8d019f58551346c3f3bd8b72d2486109">Si443x::clearIrqAction</a></div><div class="ttdeci">void clearIrqAction()</div><div class="ttdoc">Clears interrupt service routine to call when IRQ activates.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:210</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a402b4f5f11ba79e9cd4fb6ac0bfd9314"><div class="ttname"><a href="class_si443x.html#a402b4f5f11ba79e9cd4fb6ac0bfd9314">Si443x::startTransmit</a></div><div class="ttdeci">int16_t startTransmit(uint8_t *data, size_t len, uint8_t addr=0) override</div><div class="ttdoc">Interrupt-driven binary transmit method. Will start transmitting arbitrary binary data up to 64 bytes...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:214</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a2d944669dc69ccd47f9e6c360f2ffd10"><div class="ttname"><a href="class_si443x.html#a2d944669dc69ccd47f9e6c360f2ffd10">Si443x::getPacketLength</a></div><div class="ttdeci">size_t getPacketLength(bool update=true) override</div><div class="ttdoc">Query modem for the packet length of received payload.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:499</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ade08c79074c7e4414d34eefa25cee168"><div class="ttname"><a href="class_si443x.html#ade08c79074c7e4414d34eefa25cee168">Si443x::setDataShaping</a></div><div class="ttdeci">int16_t setDataShaping(uint8_t sh) override</div><div class="ttdoc">Sets Gaussian filter bandwidth-time product that will be used for data shaping. Only available in FSK...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:528</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ae365087803b88b29932b5c793edff1d4"><div class="ttname"><a href="class_si443x.html#ae365087803b88b29932b5c793edff1d4">Si443x::setRfSwitchPins</a></div><div class="ttdeci">void setRfSwitchPins(RADIOLIB_PIN_TYPE rxEn, RADIOLIB_PIN_TYPE txEn)</div><div class="ttdoc">Some modules contain external RF switch controlled by two pins. This function gives RadioLib control ...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:547</div></div>
|
|
<div class="ttc" id="aclass_physical_layer_html"><div class="ttname"><a href="class_physical_layer.html">PhysicalLayer</a></div><div class="ttdoc">Provides common interface for protocols that run on LoRa/FSK modules, such as RTTY or LoRaWAN....</div><div class="ttdef"><b>Definition:</b> PhysicalLayer.h:14</div></div>
|
|
<div class="ttc" id="aclass_physical_layer_html_afb1b090348d9091bfa3a0b5ba3d85b36"><div class="ttname"><a href="class_physical_layer.html#afb1b090348d9091bfa3a0b5ba3d85b36">PhysicalLayer::receive</a></div><div class="ttdeci">int16_t receive(String &str, size_t len=0)</div><div class="ttdoc">Arduino String receive method.</div><div class="ttdef"><b>Definition:</b> PhysicalLayer.cpp:100</div></div>
|
|
<div class="ttc" id="aclass_module_html"><div class="ttname"><a href="class_module.html">Module</a></div><div class="ttdoc">Implements all common low-level SPI/UART/I2C methods to control the wireless module....</div><div class="ttdef"><b>Definition:</b> Module.h:17</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a1382fc3b68f447e381613e6670747128"><div class="ttname"><a href="class_si443x.html#a1382fc3b68f447e381613e6670747128">Si443x::setEncoding</a></div><div class="ttdeci">int16_t setEncoding(uint8_t encoding) override</div><div class="ttdoc">Sets transmission encoding. Only available in FSK mode. Allowed values are RADIOLIB_ENCODING_NRZ,...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:509</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ae782ee06e2c463c24f22f5d4c3dd8d97"><div class="ttname"><a href="class_si443x.html#ae782ee06e2c463c24f22f5d4c3dd8d97">Si443x::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdoc">Reset method. Will reset the chip to the default state using SDN pin.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:60</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a45d3ffcb312c34a2f6391be6d609d7b7"><div class="ttname"><a href="class_si443x.html#a45d3ffcb312c34a2f6391be6d609d7b7">Si443x::readBit</a></div><div class="ttdeci">void readBit(RADIOLIB_PIN_TYPE pin)</div><div class="ttdoc">Function to read and process data bit in direct reception mode.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:578</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a4ed0da298c2418db4a88a19ef8938e0a"><div class="ttname"><a href="class_si443x.html#a4ed0da298c2418db4a88a19ef8938e0a">Si443x::setSyncWord</a></div><div class="ttdeci">int16_t setSyncWord(uint8_t *syncWord, size_t len)</div><div class="ttdoc">Sets sync word. Up to 4 bytes can be set as sync word.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:466</div></div>
|
|
<div class="ttc" id="aclass_si443x_html"><div class="ttname"><a href="class_si443x.html">Si443x</a></div><div class="ttdoc">Base class for Si443x series. All derived classes for Si443x (e.g. Si4431 or Si4432) inherit from thi...</div><div class="ttdef"><b>Definition:</b> Si443x.h:554</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a7c4e6caa95e5622f6f515ba0339a1c66"><div class="ttname"><a href="class_si443x.html#a7c4e6caa95e5622f6f515ba0339a1c66">Si443x::setFrequencyDeviation</a></div><div class="ttdeci">int16_t setFrequencyDeviation(float freqDev) override</div><div class="ttdoc">Sets FSK frequency deviation from carrier frequency. Allowed values range from 0.625 to 320....</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:336</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a55fae20e81755c8b014d080741d61913"><div class="ttname"><a href="class_si443x.html#a55fae20e81755c8b014d080741d61913">Si443x::setDirectAction</a></div><div class="ttdeci">void setDirectAction(void(*func)(void))</div><div class="ttdoc">Set interrupt service routine function to call when data bit is receveid in direct mode.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:574</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_aabca3ba8eda212938febab1df2e764b4"><div class="ttname"><a href="class_si443x.html#aabca3ba8eda212938febab1df2e764b4">Si443x::receive</a></div><div class="ttdeci">int16_t receive(uint8_t *data, size_t len) override</div><div class="ttdoc">Binary receive method. Will attempt to receive arbitrary binary data up to 64 bytes long....</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:101</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a782748025e19ec6e597293afb6570bff"><div class="ttname"><a href="class_si443x.html#a782748025e19ec6e597293afb6570bff">Si443x::transmit</a></div><div class="ttdeci">int16_t transmit(uint8_t *data, size_t len, uint8_t addr=0) override</div><div class="ttdoc">Binary transmit method. Will transmit arbitrary binary data up to 64 bytes long. For overloads to tra...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:68</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_ae7cfff2efebfa01c8a50a5cbbe8775b9"><div class="ttname"><a href="class_si443x.html#ae7cfff2efebfa01c8a50a5cbbe8775b9">Si443x::Si443x</a></div><div class="ttdeci">Si443x(Module *mod)</div><div class="ttdoc">Default constructor.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:4</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a10f886fc534a85bbf8c1aeb9b5ffe4f2"><div class="ttname"><a href="class_si443x.html#a10f886fc534a85bbf8c1aeb9b5ffe4f2">Si443x::startReceive</a></div><div class="ttdeci">int16_t startReceive()</div><div class="ttdoc">Interrupt-driven receive method. IRQ will be activated when full valid packet is received.</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:254</div></div>
|
|
<div class="ttc" id="aclass_si443x_html_a5a86a2032c4b876c1c8e4a7cf4730c99"><div class="ttname"><a href="class_si443x.html#a5a86a2032c4b876c1c8e4a7cf4730c99">Si443x::transmitDirect</a></div><div class="ttdeci">int16_t transmitDirect(uint32_t frf=0) override</div><div class="ttdoc">Enables direct transmission mode. While in direct mode, the module will not be able to transmit or re...</div><div class="ttdef"><b>Definition:</b> Si443x.cpp:147</div></div>
|
|
<div class="ttc" id="aclass_physical_layer_html_af068e6e862c99e39d0261a7971dd56db"><div class="ttname"><a href="class_physical_layer.html#af068e6e862c99e39d0261a7971dd56db">PhysicalLayer::startTransmit</a></div><div class="ttdeci">int16_t startTransmit(String &str, uint8_t addr=0)</div><div class="ttdoc">Interrupt-driven Arduino String transmit method. Unlike the standard transmit method,...</div><div class="ttdef"><b>Definition:</b> PhysicalLayer.cpp:51</div></div>
|
|
<!-- start footer part -->
|
|
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
|
|
<ul>
|
|
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_ddb4d7e95cc2d6c8e1ade10a20d7247d.html">modules</a></li><li class="navelem"><a class="el" href="dir_e2961291c878e1b3ab9447d79b865c81.html">Si443x</a></li><li class="navelem"><b>Si443x.h</b></li>
|
|
<li class="footer">Generated by
|
|
<a href="http://www.doxygen.org/index.html">
|
|
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
|
|
</ul>
|
|
</div>
|
|
</body>
|
|
</html>
|